+32
−0
Loading
Add docs on how CXL capacity interacts with CMA and HugeTLB allocation interfaces. Signed-off-by:Gregory Price <gourry@gourry.net> Link: https://patch.msgid.link/20250512162134.3596150-17-gourry@gourry.net Signed-off-by:
Dave Jiang <dave.jiang@intel.com>