Commit e320a76d authored by Christophe Leroy's avatar Christophe Leroy Committed by Michael Ellerman
Browse files

powerpc/cputable: Split cpu_specs[] out of cputable.h 



cpu_specs[] is full of #ifdefs depending on the different
types of CPU.

CPUs are mutually exclusive, it is therefore possible to split
cpu_specs[] into smaller more readable pieces.

Create cpu_specs_XXX.h that will each be dedicated on one
of the following mutually exclusive families:
- 40x
- 44x
- 47x
- 8xx
- e500
- book3s/32
- book3s/64

In book3s/32, the block for 603 has been moved in front in order
to not have two 604 blocks.

Signed-off-by: default avatarChristophe Leroy <christophe.leroy@csgroup.eu>
[mpe: Fix CONFIG_47x to be CONFIG_PPC_47x, tweak some formatting]
Signed-off-by: default avatarMichael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/a44b865e0318286155273b10cdf524ab697928c1.1663606875.git.christophe.leroy@csgroup.eu
parent 76b71988

arch/powerpc/kernel/cpu_specs.h

0 → 100644
+27 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-or-later */



#ifdef CONFIG_40x

#include "cpu_specs_40x.h"

#endif



#ifdef CONFIG_PPC_47x

#include "cpu_specs_47x.h"

#elif defined(CONFIG_44x)

#include "cpu_specs_44x.h"

#endif



#ifdef CONFIG_PPC_8xx

#include "cpu_specs_8xx.h"

#endif



#ifdef CONFIG_E500

#include "cpu_specs_e500.h"

#endif



#ifdef CONFIG_PPC_BOOK3S_32

#include "cpu_specs_book3s_32.h"

#endif



#ifdef CONFIG_PPC_BOOK3S_64

#include "cpu_specs_book3s_64.h"

#endif

arch/powerpc/kernel/cpu_specs_40x.h

0 → 100644
+280 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-or-later */

/*

 *  Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)

 */



static struct cpu_spec cpu_specs[] __initdata = {

	{	/* STB 04xxx */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x41810000,

		.cpu_name		= "STB04xxx",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* NP405L */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x41610000,

		.cpu_name		= "NP405L",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* NP4GS3 */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x40B10000,

		.cpu_name		= "NP4GS3",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{   /* NP405H */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x41410000,

		.cpu_name		= "NP405H",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405GPr */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x50910000,

		.cpu_name		= "405GPr",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{   /* STBx25xx */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x51510000,

		.cpu_name		= "STBx25xx",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405LP */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x41F10000,

		.cpu_name		= "405LP",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EP */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x51210000,

		.cpu_name		= "405EP",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EX Rev. A/B with Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x12910007,

		.cpu_name		= "405EX Rev. A/B",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EX Rev. C without Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x1291000d,

		.cpu_name		= "405EX Rev. C",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EX Rev. C with Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x1291000f,

		.cpu_name		= "405EX Rev. C",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EX Rev. D without Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x12910003,

		.cpu_name		= "405EX Rev. D",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EX Rev. D with Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x12910005,

		.cpu_name		= "405EX Rev. D",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EXr Rev. A/B without Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x12910001,

		.cpu_name		= "405EXr Rev. A/B",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EXr Rev. C without Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x12910009,

		.cpu_name		= "405EXr Rev. C",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EXr Rev. C with Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x1291000b,

		.cpu_name		= "405EXr Rev. C",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EXr Rev. D without Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x12910000,

		.cpu_name		= "405EXr Rev. D",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* 405EXr Rev. D with Security */

		.pvr_mask		= 0xffff000f,

		.pvr_value		= 0x12910002,

		.cpu_name		= "405EXr Rev. D",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{

		/* 405EZ */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x41510000,

		.cpu_name		= "405EZ",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* APM8018X */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x7ff11432,

		.cpu_name		= "APM8018X",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	},

	{	/* default match */

		.pvr_mask		= 0x00000000,

		.pvr_value		= 0x00000000,

		.cpu_name		= "(generic 40x PPC)",

		.cpu_features		= CPU_FTRS_40X,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU |

					  PPC_FEATURE_HAS_4xxMAC,

		.mmu_features		= MMU_FTR_TYPE_40x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc405",

	}

};

arch/powerpc/kernel/cpu_specs_44x.h

0 → 100644
+304 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-or-later */

/*

 *  Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)

 */



#define COMMON_USER_BOOKE	(PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU | \

				 PPC_FEATURE_BOOKE)



static struct cpu_spec cpu_specs[] __initdata = {

	{

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x40000850,

		.cpu_name		= "440GR Rev. A",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc440",

	},

	{ /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x40000858,

		.cpu_name		= "440EP Rev. A",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440ep,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc440",

	},

	{

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x400008d3,

		.cpu_name		= "440GR Rev. B",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc440",

	},

	{ /* Matches both physical and logical PVR for 440EP (logical pvr = pvr | 0x8) */

		.pvr_mask		= 0xf0000ff7,

		.pvr_value		= 0x400008d4,

		.cpu_name		= "440EP Rev. C",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440ep,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc440",

	},

	{ /* Use logical PVR for 440EP (logical pvr = pvr | 0x8) */

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x400008db,

		.cpu_name		= "440EP Rev. B",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440ep,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc440",

	},

	{ /* 440GRX */

		.pvr_mask		= 0xf0000ffb,

		.pvr_value		= 0x200008D0,

		.cpu_name		= "440GRX",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440grx,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* Use logical PVR for 440EPx (logical pvr = pvr | 0x8) */

		.pvr_mask		= 0xf0000ffb,

		.pvr_value		= 0x200008D8,

		.cpu_name		= "440EPX",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440epx,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{	/* 440GP Rev. B */

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x40000440,

		.cpu_name		= "440GP Rev. B",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc440gp",

	},

	{	/* 440GP Rev. C */

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x40000481,

		.cpu_name		= "440GP Rev. C",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc440gp",

	},

	{ /* 440GX Rev. A */

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x50000850,

		.cpu_name		= "440GX Rev. A",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440gx,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 440GX Rev. B */

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x50000851,

		.cpu_name		= "440GX Rev. B",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440gx,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 440GX Rev. C */

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x50000892,

		.cpu_name		= "440GX Rev. C",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440gx,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 440GX Rev. F */

		.pvr_mask		= 0xf0000fff,

		.pvr_value		= 0x50000894,

		.cpu_name		= "440GX Rev. F",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440gx,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 440SP Rev. A */

		.pvr_mask		= 0xfff00fff,

		.pvr_value		= 0x53200891,

		.cpu_name		= "440SP Rev. A",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc440",

	},

	{ /* 440SPe Rev. A */

		.pvr_mask               = 0xfff00fff,

		.pvr_value              = 0x53400890,

		.cpu_name               = "440SPe Rev. A",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features      = COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize           = 32,

		.dcache_bsize           = 32,

		.cpu_setup		= __setup_cpu_440spe,

		.machine_check		= machine_check_440A,

		.platform               = "ppc440",

	},

	{ /* 440SPe Rev. B */

		.pvr_mask		= 0xfff00fff,

		.pvr_value		= 0x53400891,

		.cpu_name		= "440SPe Rev. B",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_440spe,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 460EX */

		.pvr_mask		= 0xffff0006,

		.pvr_value		= 0x13020002,

		.cpu_name		= "460EX",

		.cpu_features		= CPU_FTRS_440x6,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_460ex,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 460EX Rev B */

		.pvr_mask		= 0xffff0007,

		.pvr_value		= 0x13020004,

		.cpu_name		= "460EX Rev. B",

		.cpu_features		= CPU_FTRS_440x6,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_460ex,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 460GT */

		.pvr_mask		= 0xffff0006,

		.pvr_value		= 0x13020000,

		.cpu_name		= "460GT",

		.cpu_features		= CPU_FTRS_440x6,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_460gt,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 460GT Rev B */

		.pvr_mask		= 0xffff0007,

		.pvr_value		= 0x13020005,

		.cpu_name		= "460GT Rev. B",

		.cpu_features		= CPU_FTRS_440x6,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_460gt,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 460SX */

		.pvr_mask		= 0xffffff00,

		.pvr_value		= 0x13541800,

		.cpu_name		= "460SX",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_460sx,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{ /* 464 in APM821xx */

		.pvr_mask		= 0xfffffff0,

		.pvr_value		= 0x12C41C80,

		.cpu_name		= "APM821XX",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE |

			PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.cpu_setup		= __setup_cpu_apm821xx,

		.machine_check		= machine_check_440A,

		.platform		= "ppc440",

	},

	{	/* default match */

		.pvr_mask		= 0x00000000,

		.pvr_value		= 0x00000000,

		.cpu_name		= "(generic 44x PPC)",

		.cpu_features		= CPU_FTRS_44X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_44x,

		.icache_bsize		= 32,

		.dcache_bsize		= 32,

		.machine_check		= machine_check_4xx,

		.platform		= "ppc440",

	}

};

arch/powerpc/kernel/cpu_specs_47x.h

0 → 100644
+74 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-or-later */

/*

 *  Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)

 */



#define COMMON_USER_BOOKE	(PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU | \

				 PPC_FEATURE_BOOKE)



static struct cpu_spec cpu_specs[] __initdata = {

	{ /* 476 DD2 core */

		.pvr_mask		= 0xffffffff,

		.pvr_value		= 0x11a52080,

		.cpu_name		= "476",

		.cpu_features		= CPU_FTRS_47X | CPU_FTR_476_DD2,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_47x | MMU_FTR_USE_TLBIVAX_BCAST |

					  MMU_FTR_LOCK_BCAST_INVAL,

		.icache_bsize		= 32,

		.dcache_bsize		= 128,

		.machine_check		= machine_check_47x,

		.platform		= "ppc470",

	},

	{ /* 476fpe */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x7ff50000,

		.cpu_name		= "476fpe",

		.cpu_features		= CPU_FTRS_47X | CPU_FTR_476_DD2,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_47x | MMU_FTR_USE_TLBIVAX_BCAST |

					  MMU_FTR_LOCK_BCAST_INVAL,

		.icache_bsize		= 32,

		.dcache_bsize		= 128,

		.machine_check		= machine_check_47x,

		.platform		= "ppc470",

	},

	{ /* 476 iss */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x00050000,

		.cpu_name		= "476",

		.cpu_features		= CPU_FTRS_47X,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_47x | MMU_FTR_USE_TLBIVAX_BCAST |

					  MMU_FTR_LOCK_BCAST_INVAL,

		.icache_bsize		= 32,

		.dcache_bsize		= 128,

		.machine_check		= machine_check_47x,

		.platform		= "ppc470",

	},

	{ /* 476 others */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= 0x11a50000,

		.cpu_name		= "476",

		.cpu_features		= CPU_FTRS_47X,

		.cpu_user_features	= COMMON_USER_BOOKE | PPC_FEATURE_HAS_FPU,

		.mmu_features		= MMU_FTR_TYPE_47x | MMU_FTR_USE_TLBIVAX_BCAST |

					  MMU_FTR_LOCK_BCAST_INVAL,

		.icache_bsize		= 32,

		.dcache_bsize		= 128,

		.machine_check		= machine_check_47x,

		.platform		= "ppc470",

	},

	{	/* default match */

		.pvr_mask		= 0x00000000,

		.pvr_value		= 0x00000000,

		.cpu_name		= "(generic 47x PPC)",

		.cpu_features		= CPU_FTRS_47X,

		.cpu_user_features	= COMMON_USER_BOOKE,

		.mmu_features		= MMU_FTR_TYPE_47x,

		.icache_bsize		= 32,

		.dcache_bsize		= 128,

		.machine_check		= machine_check_47x,

		.platform		= "ppc470",

	}

};

arch/powerpc/kernel/cpu_specs_8xx.h

0 → 100644
+23 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-or-later */

/*

 *  Copyright (C) 2001 Ben. Herrenschmidt (benh@kernel.crashing.org)

 */



static struct cpu_spec cpu_specs[] __initdata = {

	{	/* 8xx */

		.pvr_mask		= 0xffff0000,

		.pvr_value		= PVR_8xx,

		.cpu_name		= "8xx",

		/*

		 * CPU_FTR_MAYBE_CAN_DOZE is possible,

		 * if the 8xx code is there....

		 */

		.cpu_features		= CPU_FTRS_8XX,

		.cpu_user_features	= PPC_FEATURE_32 | PPC_FEATURE_HAS_MMU,

		.mmu_features		= MMU_FTR_TYPE_8xx,

		.icache_bsize		= 16,

		.dcache_bsize		= 16,

		.machine_check		= machine_check_8xx,

		.platform		= "ppc823",

	},

};