Commit e4624435 authored by Jonathan Corbet's avatar Jonathan Corbet
Browse files

docs: arm64: Move arm64 documentation under Documentation/arch/



Architecture-specific documentation is being moved into Documentation/arch/
as a way of cleaning up the top-level documentation directory and making
the docs hierarchy more closely match the source hierarchy.  Move
Documentation/arm64 into arch/ (along with the Chinese equvalent
translations) and fix up documentation references.

Cc: Will Deacon <will@kernel.org>
Cc: Alex Shi <alexs@kernel.org>
Cc: Hu Haowen <src.res@email.cn>
Cc: Paolo Bonzini <pbonzini@redhat.com>
Acked-by: default avatarCatalin Marinas <catalin.marinas@arm.com>
Reviewed-by: default avatarYantengsi <siyanteng@loongson.cn>
Signed-off-by: default avatarJonathan Corbet <corbet@lwn.net>
parent f8c25662
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -670,7 +670,7 @@ Description: Preferred MTE tag checking mode
		"async"	  	  Prefer asynchronous mode
		================  ==============================================

		See also: Documentation/arm64/memory-tagging-extension.rst
		See also: Documentation/arch/arm64/memory-tagging-extension.rst

What:		/sys/devices/system/cpu/nohz_full
Date:		Apr 2015
+1 −1
Original line number Diff line number Diff line
@@ -304,7 +304,7 @@
			EL0 is indicated by /sys/devices/system/cpu/aarch32_el0
			and hot-unplug operations may be restricted.

			See Documentation/arm64/asymmetric-32bit.rst for more
			See Documentation/arch/arm64/asymmetric-32bit.rst for more
			information.

	amd_iommu=	[HW,X86-64]
+1 −1
Original line number Diff line number Diff line
@@ -949,7 +949,7 @@ user space can read performance monitor counter registers directly.

The default value is 0 (access disabled).

See Documentation/arm64/perf.rst for more information.
See Documentation/arch/arm64/perf.rst for more information.


pid_max
Loading