Commit e65f4718 authored by Linus Torvalds's avatar Linus Torvalds
Browse files
Pull SoC devicetree updates from Arnd Bergmann:
 "A number of SoC platforms are adding modernized variants of their
  already supported chips time, with a total of 12 new SoCs, and two
  older SoC getting removed:

   - Qualcomm Glymur is a compute SoC using 18 Oryon-2 CPU cores
   - Qualcomm Mahua is a variant of Glymur with only 12 CPU cores, but
     largely identical.
   - Qualcomm Eliza is an embeded platform for mobile phone (SM7750) and
     IOT (QC7790S/M) workloads
   - Qualcomm IPQ5210 is a wireless networking SoC using Cortex-A53
     cores
   - Qualcomm apq8084 and ipq806x had only rudimentary support but no
     actual products using them, so they are now gone.
   - Axis ARTPEC-9 is a follow-up to the ARTPEC-8 embedded SoC, using
     the Samsung SoC platform but now with Cortex-A55 cores
   - ARM Zena is a virtual platform in FVP using Cortex-A720AE cores,
     with additional versions planned to be merged in the future.
   - ARM corstone-1000-a320 is a reference platform for IOT, using
     low-end Cortex-A320 cores
   - Microchip LAN9691 is an updated 64-bit variant of the arm32 lan966x
     series of networking SoCs
   - Microchip PIC64GX is an embedded RISC-V chip using SIFIVE U54 CPU
     cores
   - Rockchip RV1103B is the low-end 32-bit single-core vision processor
   - Renesas RZ/G3L (r9a08g046) is an industrial embedded chip using
     Cortex-A55 cores, similar to the G3E and G3S variants we already
     supported.
   - NXP S32N79 is an automotive SoC using Cortex-A78AE cores, a
     significant upgrade from the older S32V and S32G series

  These all come with at least one reference board or an initial product
  using these, in total there are 67 newly added boards. The ones for
  already supported SoCs are:

   - Two more Aspeed BMC based boards
   - Three older tablets based on 32-bit OMAP4 and Exynos5 SoCs
   - One Set-top-box based on Allwinner H6
   - 22 additional industrial/embedded boards using 64-bit NXP i.MX8M or
     i.MX9 SoCs
   - 20 Qualcomm SoC based machines across all possible markets:
     workstation, gaming, laptop, phone, networking, reference, ...
   - Three more Rockchips rk35xx based boards
   - Four variants of the Toradex Verdin using TI AM62

  Other notable bits are:

   - A cleanup for the 32-bit Tegra paz00 board moved the last board
     specific code on Tegra into equivalent dts syntax.
   - There continues to be a significant number of fixes for static
     checking of dtc syntax, but it feels like this is slowing down,
     hopefully getting into a state where most known issues are
     addressed
   - Additional hardware support for many existing boards across SoC
     families, notably Qualcomm, Broadcom, i.MX2, i.MX6, Rockchips,
     STM32, Mediatek, Tegra, TI and Microchip"

* tag 'soc-dt-7.1' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc: (841 commits)
  arm64: dts: ti: k3: Use memory-region-names for r5f
  ARM: dts: imx: Add DT overlays for DH i.MX6 DHCOM SoM and boards
  ARM: dts: imx6sx: remove fallback compatible string fsl,imx28-lcdif
  ARM: dts: imx25: rename node name tcq to touchscreen
  ARM: dts: imx: b850v3: Disable unused usdhc4
  ARM: dts: imx: b850v3: Define GPIO line names
  ARM: dts: imx: b850v3: Use alphabetical sorting
  ARM: dts: imx: bx50v3: Configure phy-mode to eliminate a warning
  ARM: dts: imx: bx50v3: Configure switch PHY max-speed to 100Mbps
  ARM: dts: imx7ulp: Add CPU clock and OPP table support
  ARM: dts: imx7-mba7: Deassert BOOT_EN after boot
  ARM: dts: tqma7: add boot phase properties
  ARM: dts: imx7s: add boot phase properties
  ARM: dts: tqma6ul[l]: correct spelling of TQ-Systems
  ARM: dts: mba6ulx: add boot phase properties
  ARM: dts: imx6ul[l]-tqma6ul[l]: add boot phase properties
  ARM: dts: imx6ul/imx6ull: add boot phase properties
  ARM: dts: imx6qdl-mba6: add boot phase properties
  ARM: dts: imx6qdl-tqma6: add boot phase properties
  ARM: dts: imx6qdl: add boot phase properties
  ...
parents 440d6635 41d7004a
Loading
Loading
Loading
Loading
+7 −0
Original line number Diff line number Diff line
@@ -84,6 +84,12 @@ properties:
              - altr,socfpga-stratix10-swvp
          - const: altr,socfpga-stratix10

      - description: Stratix 10 SoCDK eMMC variant
        items:
          - const: altr,socfpga-stratix10-socdk-emmc
          - const: altr,socfpga-stratix10-socdk
          - const: altr,socfpga-stratix10

      - description: AgileX boards
        items:
          - enum:
@@ -105,6 +111,7 @@ properties:
          - enum:
              - intel,socfpga-agilex5-socdk
              - intel,socfpga-agilex5-socdk-013b
              - intel,socfpga-agilex5-socdk-modular
              - intel,socfpga-agilex5-socdk-nand
          - const: intel,socfpga-agilex5

+10 −5
Original line number Diff line number Diff line
@@ -15,11 +15,11 @@ description: |+
  provides a flexible compute architecture that combines Cortex‑A and Cortex‑M
  processors.

  Support for Cortex‑A32, Cortex‑A35 and Cortex‑A53 processors. Two expansion
  systems for M-Class (or other) processors for adding sensors, connectivity,
  video, audio and machine learning at the edge System and security IPs to build
  a secure SoC for a range of rich IoT applications, for example gateways, smart
  cameras and embedded systems.
  Support for Cortex‑A32, Cortex‑A35, Cortex‑A53 and Cortex-A320 processors.
  Two expansion systems for M-Class (or other) processors for adding sensors,
  connectivity, video, audio and machine learning at the edge System and
  security IPs to build a secure SoC for a range of rich IoT applications, for
  example gateways, smart cameras and embedded systems.

  Integrated Secure Enclave providing hardware Root of Trust and supporting
  seamless integration of the optional CryptoCell™-312 cryptographic
@@ -39,6 +39,11 @@ properties:
          implementation of this system. See ARM ecosystems FVP's.
        items:
          - const: arm,corstone1000-fvp
      - description: Corstone1000-A320 FVP is the Fixed Virtual Platform
          implementation of this system with Cortex-A320 cores and Ethos-U85
          NPU. See ARM ecosystems FVP's.
        items:
          - const: arm,corstone1000-a320-fvp

additionalProperties: true

+10 −0
Original line number Diff line number Diff line
@@ -119,6 +119,16 @@ properties:
        items:
          - const: arm,foundation-aarch64
          - const: arm,vexpress
      - description: Arm Zena Compute Subsystem Platforms
          Arm Zena Compute Subsystem (CSS) is a compute platform targeting
          the automotive sector. Arm Zena CSS is a high-performance Arm
          Cortex-A720AE Application Processor system augmented with an Arm
          Cortex-R82AE based Safety Island and real-time domain.
        items:
          - enum:
              - arm,zena-css-fvp
          - const: arm,zena-css
          - const: arm,vexpress

  arm,vexpress,position:
    description: When daughterboards are stacked on one site, their position
+2 −0
Original line number Diff line number Diff line
@@ -35,6 +35,7 @@ properties:
              - ampere,mtjade-bmc
              - aspeed,ast2500-evb
              - asrock,altrad8-bmc
              - asrock,ast2500-paul-ipmi-card
              - asrock,e3c246d4i-bmc
              - asrock,e3c256d4i-bmc
              - asrock,romed8hm3-bmc
@@ -80,6 +81,7 @@ properties:
              - ampere,mtmitchell-bmc
              - aspeed,ast2600-evb
              - aspeed,ast2600-evb-a1
              - asus,ast2600-kommando-ipmi-card
              - asus,x4tf-bmc
              - facebook,anacapa-bmc
              - facebook,bletchley-bmc
+6 −0
Original line number Diff line number Diff line
@@ -243,6 +243,12 @@ properties:
          - const: microchip,lan9668
          - const: microchip,lan966

      - description: Microchip LAN9696 EV23X71A Evaluation Board
        items:
          - const: microchip,ev23x71a
          - const: microchip,lan9696
          - const: microchip,lan9691

      - description: Kontron KSwitch D10 MMT series
        items:
          - enum:
Loading