Commit ec158a08 authored by Beleswar Padhi's avatar Beleswar Padhi Committed by Nishanth Menon
Browse files

arm64: dts: ti: k3-am62p-j722s: Enable remote processors at board level



Remote Processors defined in top-level AM62P-J722S common SoC dtsi
files are incomplete without the memory carveouts and mailbox
assignments which are only known at board integration level.

Therefore, disable the remote processors at SoC level and enable them at
board level where above information is available.

Signed-off-by: default avatarBeleswar Padhi <b-padhi@ti.com>
Tested-by: default avatarJudith Mendez <jm@ti.com>
Reviewed-by: default avatarDhruva Gole <d-gole@ti.com>
Acked-by: default avatarAndrew Davis <afd@ti.com>
Link: https://patch.msgid.link/20250908142826.1828676-6-b-padhi@ti.com


Signed-off-by: default avatarNishanth Menon <nm@ti.com>
parent fa1b98dd
Loading
Loading
Loading
Loading
+1 −0
Original line number Diff line number Diff line
@@ -205,6 +205,7 @@ mcu_r5fss0_core0: r5f@79000000 {
			ti,atcm-enable = <0>;
			ti,btcm-enable = <1>;
			ti,loczrama = <0>;
			status = "disabled";
		};
	};
};
+1 −0
Original line number Diff line number Diff line
@@ -136,6 +136,7 @@ wkup_r5fss0_core0: r5f@78000000 {
			ti,atcm-enable = <1>;
			ti,btcm-enable = <1>;
			ti,loczrama = <1>;
			status = "disabled";
		};
	};
};
+2 −0
Original line number Diff line number Diff line
@@ -725,6 +725,7 @@ &wkup_r5fss0_core0 {
	mboxes = <&mailbox0_cluster0 &mbox_r5_0>;
	memory-region = <&wkup_r5fss0_core0_dma_memory_region>,
			<&wkup_r5fss0_core0_memory_region>;
	status = "okay";
};

&mcu_r5fss0 {
@@ -735,6 +736,7 @@ &mcu_r5fss0_core0 {
	mboxes = <&mailbox0_cluster1 &mbox_mcu_r5_0>;
	memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
			<&mcu_r5fss0_core0_memory_region>;
	status = "okay";
};

&main_uart0 {
+3 −0
Original line number Diff line number Diff line
@@ -515,6 +515,7 @@ &wkup_r5fss0_core0 {
	mboxes = <&mailbox0_cluster0 &mbox_wkup_r5_0>;
	memory-region = <&wkup_r5fss0_core0_dma_memory_region>,
			<&wkup_r5fss0_core0_memory_region>;
	status = "okay";
};

&mcu_r5fss0 {
@@ -525,6 +526,7 @@ &mcu_r5fss0_core0 {
	mboxes = <&mailbox0_cluster1 &mbox_mcu_r5_0>;
	memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
			<&mcu_r5fss0_core0_memory_region>;
	status = "okay";
};

&main_r5fss0 {
@@ -535,6 +537,7 @@ &main_r5fss0_core0 {
	mboxes = <&mailbox0_cluster3 &mbox_main_r5_0>;
	memory-region = <&main_r5fss0_core0_dma_memory_region>,
			<&main_r5fss0_core0_memory_region>;
	status = "okay";
};

&c7x_0 {
+3 −0
Original line number Diff line number Diff line
@@ -850,6 +850,7 @@ &wkup_r5fss0_core0 {
	mboxes = <&mailbox0_cluster0 &mbox_wkup_r5_0>;
	memory-region = <&wkup_r5fss0_core0_dma_memory_region>,
			<&wkup_r5fss0_core0_memory_region>;
	status = "okay";
};

&mcu_r5fss0 {
@@ -860,6 +861,7 @@ &mcu_r5fss0_core0 {
	mboxes = <&mailbox0_cluster1 &mbox_mcu_r5_0>;
	memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
			<&mcu_r5fss0_core0_memory_region>;
	status = "okay";
};

&main_r5fss0 {
@@ -870,6 +872,7 @@ &main_r5fss0_core0 {
	mboxes = <&mailbox0_cluster3 &mbox_main_r5_0>;
	memory-region = <&main_r5fss0_core0_dma_memory_region>,
			<&main_r5fss0_core0_memory_region>;
	status = "okay";
};

&c7x_0 {
Loading