Loading
riscv/mm: manufacture shadow stack ptes
This patch implements the creation of a shadow stack pte on riscv. Creating shadow stack PTE on riscv means clearing RWX and then setting W=1. Reviewed-by:Alexandre Ghiti <alexghiti@rivosinc.com> Reviewed-by:
Zong Li <zong.li@sifive.com> Signed-off-by:
Deepak Gupta <debug@rivosinc.com> Tested-by: Andreas Korb <andreas.korb@aisec.fraunhofer.de> # QEMU, custom CVA6 Tested-by:
Valentin Haudiquet <valentin.haudiquet@canonical.com> Link: https://patch.msgid.link/20251112-v5_user_cfi_series-v23-7-b55691eacf4f@rivosinc.com [pjw@kernel.org: cleaned up patch description] Signed-off-by:
Paul Walmsley <pjw@kernel.org>