Commit ff369c9e authored by Michael Walle's avatar Michael Walle Committed by Nishanth Menon
Browse files

arm64: dts: ti: k3-{am62p,j722s}: Disable ethernet by default 



Device tree best practice is to disable any external interface in the
dtsi and just enable them if needed in the device tree. Thus, disable
the ethernet switch and its ports by default and just enable the ones
used by the EVMs in their device trees.

There is no functional change.

Signed-off-by: default avatarMichael Walle <mwalle@kernel.org>
Acked-by: default avatarAndrew Davis <afd@ti.com>
Link: https://lore.kernel.org/r/20240403101545.3932437-1-mwalle@kernel.org


Signed-off-by: default avatarNishanth Menon <nm@ti.com>
parent 853d39f9

arch/arm64/boot/dts/ti/k3-am62p-main.dtsi

+3 −0
Original line number Diff line number Diff line
@@ -673,6 +673,7 @@ cpsw3g: ethernet@8000000 { 
		assigned-clock-parents = <&k3_clks 13 11>;

		clock-names = "fck";

		power-domains = <&k3_pds 13 TI_SCI_PD_EXCLUSIVE>;

		status = "disabled";



		dmas = <&main_pktdma 0xc600 15>,

		       <&main_pktdma 0xc601 15>,
@@ -696,6 +697,7 @@ cpsw_port1: port@1 { 
				label = "port1";

				phys = <&phy_gmii_sel 1>;

				mac-address = [00 00 00 00 00 00];

				status = "disabled";

			};



			cpsw_port2: port@2 {
@@ -704,6 +706,7 @@ cpsw_port2: port@2 { 
				label = "port2";

				phys = <&phy_gmii_sel 2>;

				mac-address = [00 00 00 00 00 00];

				status = "disabled";

			};

		};

arch/arm64/boot/dts/ti/k3-am62p5-sk.dts

+3 −0
Original line number Diff line number Diff line
@@ -431,16 +431,19 @@ &cpsw3g { 
	pinctrl-names = "default";

	pinctrl-0 = <&main_rgmii1_pins_default>,

		    <&main_rgmii2_pins_default>;

	status = "okay";

};



&cpsw_port1 {

	phy-mode = "rgmii-rxid";

	phy-handle = <&cpsw3g_phy0>;

	status = "okay";

};



&cpsw_port2 {

	phy-mode = "rgmii-rxid";

	phy-handle = <&cpsw3g_phy1>;

	status = "okay";

};



&cpsw3g_mdio {

arch/arm64/boot/dts/ti/k3-j722s-evm.dts

+1 −4
Original line number Diff line number Diff line
@@ -226,10 +226,7 @@ cpsw3g_phy0: ethernet-phy@0 { 
&cpsw_port1 {

	phy-mode = "rgmii-rxid";

	phy-handle = <&cpsw3g_phy0>;

};



&cpsw_port2 {

	status = "disabled";

	status = "okay";

};



&main_gpio1 {