Files
linux-net/include/linux/ehl_pse_io_aux.h
Raag Jadav a0c83150ee platform/x86/intel: Introduce Intel Elkhart Lake PSE I/O
Intel Elkhart Lake Programmable Service Engine (PSE) includes two PCI
devices that expose two different capabilities of GPIO and Timed I/O
as a single PCI function through shared MMIO with below layout.

GPIO: 0x0000 - 0x1000
TIO:  0x1000 - 0x2000

This driver enumerates the PCI parent device and creates auxiliary child
devices for these capabilities. The actual functionalities are provided
by their respective auxiliary drivers.

Signed-off-by: Raag Jadav <raag.jadav@intel.com>
Acked-by: Ilpo Järvinen <ilpo.jarvinen@linux.intel.com>
Link: https://lore.kernel.org/r/20251112034040.457801-2-raag.jadav@intel.com
Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
2025-11-19 14:08:51 +01:00

25 lines
473 B
C

/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Intel Elkhart Lake PSE I/O Auxiliary Device
*
* Copyright (c) 2025 Intel Corporation.
*
* Author: Raag Jadav <raag.jadav@intel.com>
*/
#ifndef _EHL_PSE_IO_AUX_H_
#define _EHL_PSE_IO_AUX_H_
#include <linux/ioport.h>
#define EHL_PSE_IO_NAME "ehl_pse_io"
#define EHL_PSE_GPIO_NAME "gpio"
#define EHL_PSE_TIO_NAME "pps_tio"
struct ehl_pse_io_data {
struct resource mem;
int irq;
};
#endif /* _EHL_PSE_IO_AUX_H_ */