mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/netdev/net.git/
synced 2026-04-17 22:23:45 -04:00
ecc3adefa7
Qualcomm GX(graphics) is a clock controller which has PLLs, clocks and Power domains (GDSC), but the requirement from the SW driver is to use the GDSC power domain from the clock controller to recover the GPU firmware in case of any failure/hangs. The rest of the resources of the clock controller are being used by the firmware of GPU. This module exposes the GDSC power domains which helps the recovery of Graphics subsystem. Add bindings documentation for the Kaanapali Graphics Clock and Graphics power domain Controller for Kaanapali SoC. Signed-off-by: Jingyi Wang <jingyi.wang@oss.qualcomm.com> Reviewed-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org> Signed-off-by: Taniya Das <taniya.das@oss.qualcomm.com> Link: https://lore.kernel.org/r/20260107-kaanapali-mmcc-v3-v3-7-8e10adc236a8@oss.qualcomm.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
78 lines
2.0 KiB
YAML
78 lines
2.0 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,sm8450-gpucc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Graphics Clock & Reset Controller on SM8450
|
|
|
|
maintainers:
|
|
- Konrad Dybcio <konradybcio@kernel.org>
|
|
|
|
description: |
|
|
Qualcomm graphics clock control module provides the clocks, resets and power
|
|
domains on Qualcomm SoCs.
|
|
|
|
See also::
|
|
include/dt-bindings/clock/qcom,kaanapali-gpucc.h
|
|
include/dt-bindings/clock/qcom,milos-gpucc.h
|
|
include/dt-bindings/clock/qcom,sar2130p-gpucc.h
|
|
include/dt-bindings/clock/qcom,sm4450-gpucc.h
|
|
include/dt-bindings/clock/qcom,sm8450-gpucc.h
|
|
include/dt-bindings/clock/qcom,sm8550-gpucc.h
|
|
include/dt-bindings/reset/qcom,sm8450-gpucc.h
|
|
include/dt-bindings/reset/qcom,sm8650-gpucc.h
|
|
include/dt-bindings/reset/qcom,x1e80100-gpucc.h
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,kaanapali-gpucc
|
|
- qcom,milos-gpucc
|
|
- qcom,sar2130p-gpucc
|
|
- qcom,sm4450-gpucc
|
|
- qcom,sm8450-gpucc
|
|
- qcom,sm8475-gpucc
|
|
- qcom,sm8550-gpucc
|
|
- qcom,sm8650-gpucc
|
|
- qcom,x1e80100-gpucc
|
|
- qcom,x1p42100-gpucc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: GPLL0 main branch source
|
|
- description: GPLL0 div branch source
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- '#power-domain-cells'
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,gcc-sm8450.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
clock-controller@3d90000 {
|
|
compatible = "qcom,sm8450-gpucc";
|
|
reg = <0 0x03d90000 0 0xa000>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
|
<&gcc GCC_GPU_GPLL0_CLK_SRC>,
|
|
<&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
};
|
|
...
|