mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/netdev/net.git/
synced 2026-05-02 18:15:03 -04:00
ec84348da4
Shorten menu titles and make them consistent: - acronym - name - architecture features in parenthesis - no suffixes like "<something> algorithm", "support", or "hardware acceleration", or "optimized" Simplify help text descriptions, update references, and ensure that https references are still valid. Signed-off-by: Robert Elliott <elliott@hpe.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
84 lines
2.5 KiB
Plaintext
84 lines
2.5 KiB
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
menu "Accelerated Cryptographic Algorithms for CPU (powerpc)"
|
|
|
|
config CRYPTO_CRC32C_VPMSUM
|
|
tristate "CRC32c"
|
|
depends on PPC64 && ALTIVEC
|
|
select CRYPTO_HASH
|
|
select CRC32
|
|
help
|
|
CRC32c CRC algorithm with the iSCSI polynomial (RFC 3385 and RFC 3720)
|
|
|
|
Architecture: powerpc64 using
|
|
- AltiVec extensions
|
|
|
|
Enable on POWER8 and newer processors for improved performance.
|
|
|
|
config CRYPTO_CRCT10DIF_VPMSUM
|
|
tristate "CRC32T10DIF"
|
|
depends on PPC64 && ALTIVEC && CRC_T10DIF
|
|
select CRYPTO_HASH
|
|
help
|
|
CRC16 CRC algorithm used for the T10 (SCSI) Data Integrity Field (DIF)
|
|
|
|
Architecture: powerpc64 using
|
|
- AltiVec extensions
|
|
|
|
Enable on POWER8 and newer processors for improved performance.
|
|
|
|
config CRYPTO_VPMSUM_TESTER
|
|
tristate "CRC32c and CRC32T10DIF hardware acceleration tester"
|
|
depends on CRYPTO_CRCT10DIF_VPMSUM && CRYPTO_CRC32C_VPMSUM
|
|
help
|
|
Stress test for CRC32c and CRCT10DIF algorithms implemented with
|
|
powerpc64 AltiVec extensions (POWER8 vpmsum instructions).
|
|
Unless you are testing these algorithms, you don't need this.
|
|
|
|
config CRYPTO_MD5_PPC
|
|
tristate "MD5 digest algorithm (PPC)"
|
|
depends on PPC
|
|
select CRYPTO_HASH
|
|
help
|
|
MD5 message digest algorithm (RFC1321) implemented
|
|
in PPC assembler.
|
|
|
|
config CRYPTO_SHA1_PPC
|
|
tristate "SHA1 digest algorithm (powerpc)"
|
|
depends on PPC
|
|
help
|
|
This is the powerpc hardware accelerated implementation of the
|
|
SHA-1 secure hash standard (FIPS 180-1/DFIPS 180-2).
|
|
|
|
config CRYPTO_SHA1_PPC_SPE
|
|
tristate "SHA1 digest algorithm (PPC SPE)"
|
|
depends on PPC && SPE
|
|
help
|
|
SHA-1 secure hash standard (DFIPS 180-4) implemented
|
|
using powerpc SPE SIMD instruction set.
|
|
|
|
config CRYPTO_SHA256_PPC_SPE
|
|
tristate "SHA224 and SHA256 digest algorithm (PPC SPE)"
|
|
depends on PPC && SPE
|
|
select CRYPTO_SHA256
|
|
select CRYPTO_HASH
|
|
help
|
|
SHA224 and SHA256 secure hash standard (DFIPS 180-2)
|
|
implemented using powerpc SPE SIMD instruction set.
|
|
|
|
config CRYPTO_AES_PPC_SPE
|
|
tristate "AES cipher algorithms (PPC SPE)"
|
|
depends on PPC && SPE
|
|
select CRYPTO_SKCIPHER
|
|
help
|
|
AES cipher algorithms (FIPS-197). Additionally the acceleration
|
|
for popular block cipher modes ECB, CBC, CTR and XTS is supported.
|
|
This module should only be used for low power (router) devices
|
|
without hardware AES acceleration (e.g. caam crypto). It reduces the
|
|
size of the AES tables from 16KB to 8KB + 256 bytes and mitigates
|
|
timining attacks. Nevertheless it might be not as secure as other
|
|
architecture specific assembler implementations that work on 1KB
|
|
tables or 256 bytes S-boxes.
|
|
|
|
endmenu
|