Commit 06f76e46 authored by Michael Walle's avatar Michael Walle Committed by Vinod Koul
Browse files

phy: mediatek: mipi: mt8183: fix minimal supported frequency 



The lowest supported clock frequency of the PHY is 125MHz (see also
mtk_mipi_tx_pll_enable()), but the clamping in .round_rate() has the
wrong minimal value, which will make the .enable() op return -EINVAL on
low frequencies. Fix the minimal clamping value.

Fixes: efda51a5 ("drm/mediatek: add mipi_tx driver for mt8183")
Signed-off-by: default avatarMichael Walle <mwalle@kernel.org>
Reviewed-by: default avatarAngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20231123110202.2025585-1-mwalle@kernel.org


Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
parent 0f40d509

drivers/phy/mediatek/phy-mtk-mipi-dsi-mt8183.c

+1 −1
Original line number Diff line number Diff line
@@ -100,7 +100,7 @@ static void mtk_mipi_tx_pll_disable(struct clk_hw *hw) 
static long mtk_mipi_tx_pll_round_rate(struct clk_hw *hw, unsigned long rate,

				       unsigned long *prate)

{

	return clamp_val(rate, 50000000, 1600000000);

	return clamp_val(rate, 125000000, 1600000000);

}



static const struct clk_ops mtk_mipi_tx_pll_ops = {