Commit 0ef94554 authored by Cong Yang's avatar Cong Yang Committed by Neil Armstrong
Browse files

drm/panel: himax-hx83102: Break out as separate driver 

The Starry HX83102 based mipi panel should never have been part of the boe
tv101wum-n16 driver. Discussion with Doug and Linus in V1 [1], we need a
separate driver to enable the hx83102 controller.

In hx83102 driver, add DSI commands as macros. So it can add some panels
with same control model in the future.

In the old boe-tv101wum-nl6 driver inital cmds was invoked at the end of
prepare() function , and call 0x11 and 0x29 at end of inital. For
himax-hx83102 driver, we move 0x11 and 0x29 cmds invoked at prepare()
function.

Note:0x11 is mipi_dsi_dcs_exit_sleep_mode
     0x29 is mipi_dsi_dcs_set_display_on

[1]: https://lore.kernel.org/all/CACRpkdbzYZAS0=zBQJUC4CB2wj4s1h6n6aSAZQvdMV95r3zRUw@mail.gmail.com



Signed-off-by: default avatarCong Yang <yangcong5@huaqin.corp-partner.google.com>
Reviewed-by: default avatarDouglas Anderson <dianders@chromium.org>
Reviewed-by: default avatarLinus Walleij <linus.walleij@linaro.org>
Link: https://lore.kernel.org/r/20240516072039.1287065-3-yangcong5@huaqin.corp-partner.google.com


Signed-off-by: default avatarNeil Armstrong <neil.armstrong@linaro.org>
Link: https://patchwork.freedesktop.org/patch/msgid/20240516072039.1287065-3-yangcong5@huaqin.corp-partner.google.com
parent eba54e9c

drivers/gpu/drm/panel/Kconfig

+9 −0
Original line number Diff line number Diff line
@@ -145,6 +145,15 @@ config DRM_PANEL_LVDS 
	  handling of power supplies or control signals. It implements automatic

	  backlight handling if the panel is attached to a backlight controller.



config DRM_PANEL_HIMAX_HX83102

	tristate "Himax HX83102-based panels"

	depends on OF

	depends on DRM_MIPI_DSI

	depends on BACKLIGHT_CLASS_DEVICE

	help

	  Say Y if you want to enable support for panels based on the

	  Himax HX83102 controller.



config DRM_PANEL_HIMAX_HX83112A

	tristate "Himax HX83112A-based DSI panel"

	depends on OF

drivers/gpu/drm/panel/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -15,6 +15,7 @@ obj-$(CONFIG_DRM_PANEL_EBBG_FT8719) += panel-ebbg-ft8719.o 
obj-$(CONFIG_DRM_PANEL_ELIDA_KD35T133) += panel-elida-kd35t133.o

obj-$(CONFIG_DRM_PANEL_FEIXIN_K101_IM2BA02) += panel-feixin-k101-im2ba02.o

obj-$(CONFIG_DRM_PANEL_FEIYANG_FY07024DI26A30D) += panel-feiyang-fy07024di26a30d.o

obj-$(CONFIG_DRM_PANEL_HIMAX_HX83102) += panel-himax-hx83102.o

obj-$(CONFIG_DRM_PANEL_HIMAX_HX83112A) += panel-himax-hx83112a.o

obj-$(CONFIG_DRM_PANEL_HIMAX_HX8394) += panel-himax-hx8394.o

obj-$(CONFIG_DRM_PANEL_ILITEK_IL9322) += panel-ilitek-ili9322.o

drivers/gpu/drm/panel/panel-boe-tv101wum-nl6.c

+0 −133
Original line number Diff line number Diff line
@@ -1399,108 +1399,6 @@ static int starry_qfh032011_53g_init(struct boe_panel *boe) 
	return 0;

};



static int starry_himax83102_j02_init(struct boe_panel *boe)

{

	struct mipi_dsi_multi_context ctx = { .dsi = boe->dsi };



	mipi_dsi_dcs_write_seq_multi(&ctx, 0xb9, 0x83, 0x10, 0x21, 0x55, 0x00);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xb1, 0x2c, 0xb5, 0xb5, 0x31, 0xf1, 0x31, 0xd7, 0x2f,

				     0x36, 0x36, 0x36, 0x36, 0x1a, 0x8b, 0x11, 0x65, 0x00, 0x88,

				     0xfa, 0xff, 0xff, 0x8f, 0xff, 0x08, 0x74, 0x33);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xb2, 0x00, 0x47, 0xb0, 0x80, 0x00, 0x12, 0x72, 0x3c,

				     0xa3, 0x03, 0x03, 0x00, 0x00, 0x88, 0xf5);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xb4, 0x76, 0x76, 0x76, 0x76, 0x76, 0x76, 0x63, 0x5c,

				     0x63, 0x5c, 0x01, 0x9e);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0xcd);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xba, 0x84);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xbc, 0x1b, 0x04);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xbe, 0x20);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xbf, 0xfc, 0xc4);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xc0, 0x36, 0x36, 0x22, 0x11, 0x22, 0xa0, 0x61, 0x08,

				     0xf5, 0x03);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0xcc);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xc7, 0x80);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0xc6);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xc8, 0x97);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xc9, 0x00, 0x1e, 0x13, 0x88, 0x01);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xcb, 0x08, 0x13, 0x07, 0x00, 0x0f, 0x33);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xcc, 0x02);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0xc4);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd0, 0x03);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd1, 0x37, 0x06, 0x00, 0x02, 0x04, 0x0c, 0xff);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd2, 0x1f, 0x11, 0x1f);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd3, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x00,

				     0x08, 0x37, 0x47, 0x34, 0x3b, 0x12, 0x12, 0x03, 0x03, 0x32,

				     0x10, 0x10, 0x00, 0x10, 0x32, 0x10, 0x08, 0x00, 0x08, 0x32,

				     0x17, 0x94, 0x07, 0x94, 0x00, 0x00);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd5, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,

				     0x18, 0x18, 0x19, 0x19, 0x40, 0x40, 0x1a, 0x1a, 0x1b, 0x1b,

				     0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x20, 0x21,

				     0x28, 0x29, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,

				     0x18, 0x18, 0x18, 0x18, 0x18, 0x18);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd6, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,

				     0x18, 0x18, 0x40, 0x40, 0x19, 0x19, 0x1a, 0x1a, 0x1b, 0x1b,

				     0x07, 0x06, 0x05, 0x04, 0x03, 0x02, 0x01, 0x00, 0x29, 0x28,

				     0x21, 0x20, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,

				     0x18, 0x18, 0x18, 0x18, 0x18, 0x18);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd8, 0xaa, 0xba, 0xea, 0xaa, 0xaa, 0xa0, 0xaa, 0xba,

				     0xea, 0xaa, 0xaa, 0xa0, 0xaa, 0xba, 0xea, 0xaa, 0xaa, 0xa0,

				     0xaa, 0xba, 0xea, 0xaa, 0xaa, 0xa0, 0xaa, 0xba, 0xea, 0xaa,

				     0xaa, 0xa0, 0xaa, 0xba, 0xea, 0xaa, 0xaa, 0xa0);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe0, 0x00, 0x09, 0x14, 0x1e, 0x26, 0x48, 0x61, 0x67,

				     0x6c, 0x67, 0x7d, 0x7f, 0x80, 0x8b, 0x87, 0x8f, 0x98, 0xab,

				     0xab, 0x55, 0x5c, 0x68, 0x73, 0x00, 0x09, 0x14, 0x1e, 0x26,

				     0x48, 0x61, 0x67, 0x6c, 0x67, 0x7d, 0x7f, 0x80, 0x8b, 0x87,

				     0x8f, 0x98, 0xab, 0xab, 0x55, 0x5c, 0x68, 0x73);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe7, 0x0e, 0x10, 0x10, 0x21, 0x2b, 0x9a, 0x02, 0x54,

				     0x9a, 0x14, 0x14, 0x00, 0x00, 0x00, 0x00, 0x12, 0x05, 0x02,

				     0x02, 0x10);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xbd, 0x01);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xb1, 0x01, 0xbf, 0x11);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xcb, 0x86);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd2, 0x3c, 0xfa);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd3, 0x00, 0x00, 0x44, 0x00, 0x00, 0x00, 0x00, 0x00,

				     0x80, 0x0c, 0x01);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe7, 0x02, 0x00, 0x28, 0x01, 0x7e, 0x0f, 0x7e, 0x10,

				     0xa0, 0x00, 0x00, 0x20, 0x40, 0x50, 0x40);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xbd, 0x02);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd8, 0xff, 0xff, 0xbf, 0xfe, 0xaa, 0xa0, 0xff, 0xff,

				     0xbf, 0xfe, 0xaa, 0xa0);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe7, 0xfe, 0x04, 0xfe, 0x04, 0xfe, 0x04, 0x03, 0x03,

				     0x03, 0x26, 0x00, 0x26, 0x81, 0x02, 0x40, 0x00, 0x20, 0x9e,

				     0x04, 0x03, 0x02, 0x01, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xbd, 0x03);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0xc6);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xb4, 0x03, 0xff, 0xf8);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xd8, 0x00, 0x2a, 0xaa, 0xa8, 0x00, 0x00, 0x00, 0x2a,

				     0xaa, 0xa8, 0x00, 0x00, 0x00, 0x3f, 0xff, 0xfc, 0x00, 0x00,

				     0x00, 0x3f, 0xff, 0xfc, 0x00, 0x00, 0x00, 0x2a, 0xaa, 0xa8,

				     0x00, 0x00, 0x00, 0x2a, 0xaa, 0xa8, 0x00, 0x00);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xbd, 0x00);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0xc4);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xba, 0x96);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xbd, 0x01);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0xc5);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xba, 0x4f);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xe9, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0xbd, 0x00);

	mipi_dsi_dcs_write_seq_multi(&ctx, 0x11);

	if (ctx.accum_err)

		return ctx.accum_err;



	msleep(120);



	mipi_dsi_dcs_write_seq_multi(&ctx, 0x29);



	return ctx.accum_err;

};



static inline struct boe_panel *to_boe_panel(struct drm_panel *panel)

{

	return container_of(panel, struct boe_panel, base);
@@ -1859,34 +1757,6 @@ static const struct panel_desc starry_qfh032011_53g_desc = { 
	.lp11_before_reset = true,

};



static const struct drm_display_mode starry_himax83102_j02_default_mode = {

	.clock = 162680,

	.hdisplay = 1200,

	.hsync_start = 1200 + 60,

	.hsync_end = 1200 + 60 + 20,

	.htotal = 1200 + 60 + 20 + 40,

	.vdisplay = 1920,

	.vsync_start = 1920 + 116,

	.vsync_end = 1920 + 116 + 8,

	.vtotal = 1920 + 116 + 8 + 12,

	.type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,

};



static const struct panel_desc starry_himax83102_j02_desc = {

	.modes = &starry_himax83102_j02_default_mode,

	.bpc = 8,

	.size = {

		.width_mm = 141,

		.height_mm = 226,

	},

	.lanes = 4,

	.format = MIPI_DSI_FMT_RGB888,

	.mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE |

		      MIPI_DSI_MODE_LPM,

	.init = starry_himax83102_j02_init,

	.lp11_before_reset = true,

};



static int boe_panel_get_modes(struct drm_panel *panel,

			       struct drm_connector *connector)

{
@@ -2062,9 +1932,6 @@ static const struct of_device_id boe_of_match[] = { 
	{ .compatible = "starry,2081101qfh032011-53g",

	  .data = &starry_qfh032011_53g_desc

	},

	{ .compatible = "starry,himax83102-j02",

	  .data = &starry_himax83102_j02_desc

	},

	{ /* sentinel */ }

};

MODULE_DEVICE_TABLE(of, boe_of_match);

drivers/gpu/drm/panel/panel-himax-hx83102.c

0 → 100644
+473 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

/*

 * Driver for panels based on Himax HX83102 controller, such as:

 *

 * - Starry 10.51" WUXGA MIPI-DSI panel

 *

 * Based on drivers/gpu/drm/panel/panel-himax-hx8394.c

 */



#include <linux/delay.h>

#include <linux/gpio/consumer.h>

#include <linux/module.h>

#include <linux/of.h>

#include <linux/regulator/consumer.h>



#include <drm/drm_connector.h>

#include <drm/drm_crtc.h>

#include <drm/drm_mipi_dsi.h>

#include <drm/drm_panel.h>



#include <video/mipi_display.h>



/* Manufacturer specific DSI commands */

#define HX83102_SETPOWER	0xb1

#define HX83102_SETDISP		0xb2

#define HX83102_SETCYC		0xb4

#define HX83102_SETEXTC		0xb9

#define HX83102_SETMIPI		0xba

#define HX83102_SETVDC		0xbc

#define HX83102_SETBANK		0xbd

#define HX83102_UNKNOWN_BE	0xbe

#define HX83102_SETPTBA		0xbf

#define HX83102_SETSTBA		0xc0

#define HX83102_SETTCON		0xc7

#define HX83102_SETRAMDMY	0xc8

#define HX83102_SETPWM		0xc9

#define HX83102_SETCLOCK	0xcb

#define HX83102_SETPANEL	0xcc

#define HX83102_SETCASCADE	0xd0

#define HX83102_SETPCTRL	0xd1

#define HX83102_UNKNOWN_D2	0xd2

#define HX83102_SETGIP0		0xd3

#define HX83102_SETGIP1		0xd5

#define HX83102_SETGIP2		0xd6

#define HX83102_SETGIP3		0xd8

#define HX83102_SETGMA		0xe0

#define HX83102_SETTP1		0xe7

#define HX83102_SETSPCCMD	0xe9



struct hx83102 {

	struct drm_panel base;

	struct mipi_dsi_device *dsi;



	const struct hx83102_panel_desc *desc;



	enum drm_panel_orientation orientation;

	struct regulator *pp1800;

	struct regulator *avee;

	struct regulator *avdd;

	struct gpio_desc *enable_gpio;

};



struct hx83102_panel_desc {

	const struct drm_display_mode *modes;



	/**

	 * @width_mm: width of the panel's active display area

	 * @height_mm: height of the panel's active display area

	 */

	struct {

		unsigned int width_mm;

		unsigned int height_mm;

	} size;



	int (*init)(struct hx83102 *ctx);

};



static inline struct hx83102 *panel_to_hx83102(struct drm_panel *panel)

{

	return container_of(panel, struct hx83102, base);

}



static void hx83102_enable_extended_cmds(struct mipi_dsi_multi_context *dsi_ctx, bool enable)

{

	if (enable)

		mipi_dsi_dcs_write_seq_multi(dsi_ctx, HX83102_SETEXTC, 0x83, 0x10, 0x21, 0x55, 0x00);

	else

		mipi_dsi_dcs_write_seq_multi(dsi_ctx, HX83102_SETEXTC, 0x00, 0x00, 0x00);

}



static int starry_himax83102_j02_init(struct hx83102 *ctx)

{

	struct mipi_dsi_multi_context dsi_ctx = { .dsi = ctx->dsi };



	hx83102_enable_extended_cmds(&dsi_ctx, true);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPOWER, 0x2c, 0xb5, 0xb5, 0x31, 0xf1,

				     0x31, 0xd7, 0x2f, 0x36, 0x36, 0x36, 0x36, 0x1a, 0x8b, 0x11,

				     0x65, 0x00, 0x88, 0xfa, 0xff, 0xff, 0x8f, 0xff, 0x08, 0x74,

				     0x33);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETDISP, 0x00, 0x47, 0xb0, 0x80, 0x00,

				     0x12, 0x72, 0x3c, 0xa3, 0x03, 0x03, 0x00, 0x00, 0x88, 0xf5);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCYC, 0x76, 0x76, 0x76, 0x76, 0x76,

				     0x76, 0x63, 0x5c, 0x63, 0x5c, 0x01, 0x9e);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xcd);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETMIPI, 0x84);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETVDC, 0x1b, 0x04);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_BE, 0x20);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPTBA, 0xfc, 0xc4);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSTBA, 0x36, 0x36, 0x22, 0x11, 0x22,

				     0xa0, 0x61, 0x08, 0xf5, 0x03);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xcc);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTCON, 0x80);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc6);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETRAMDMY, 0x97);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPWM, 0x00, 0x1e, 0x13, 0x88, 0x01);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCLOCK, 0x08, 0x13, 0x07, 0x00, 0x0f, 0x33);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPANEL, 0x02);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc4);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCASCADE, 0x03);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPCTRL, 0x37, 0x06, 0x00, 0x02, 0x04, 0x0c,

				     0xff);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_D2, 0x1f, 0x11, 0x1f);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP0, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00,

				     0x08, 0x00, 0x08, 0x37, 0x47, 0x34, 0x3b, 0x12, 0x12, 0x03, 0x03,

				     0x32, 0x10, 0x10, 0x00, 0x10, 0x32, 0x10, 0x08, 0x00, 0x08, 0x32,

				     0x17, 0x94, 0x07, 0x94, 0x00, 0x00);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP1, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,

				     0x18, 0x18, 0x18, 0x18, 0x19, 0x19, 0x40, 0x40, 0x1a, 0x1a, 0x1b,

				     0x1b, 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x20, 0x21,

				     0x28, 0x29, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,

				     0x18, 0x18, 0x18, 0x18, 0x18);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP2, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,

				     0x18, 0x18, 0x18, 0x18, 0x40, 0x40, 0x19, 0x19, 0x1a, 0x1a, 0x1b,

				     0x1b, 0x07, 0x06, 0x05, 0x04, 0x03, 0x02, 0x01, 0x00, 0x29, 0x28,

				     0x21, 0x20, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,

				     0x18, 0x18, 0x18, 0x18, 0x18);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, 0xaa, 0xba, 0xea, 0xaa, 0xaa, 0xa0,

				     0xaa, 0xba, 0xea, 0xaa, 0xaa, 0xa0, 0xaa, 0xba, 0xea, 0xaa, 0xaa,

				     0xa0, 0xaa, 0xba, 0xea, 0xaa, 0xaa, 0xa0, 0xaa, 0xba, 0xea, 0xaa,

				     0xaa, 0xa0, 0xaa, 0xba, 0xea, 0xaa, 0xaa, 0xa0);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGMA, 0x00, 0x09, 0x14, 0x1e, 0x26, 0x48,

				     0x61, 0x67, 0x6c, 0x67, 0x7d, 0x7f, 0x80, 0x8b, 0x87, 0x8f, 0x98,

				     0xab, 0xab, 0x55, 0x5c, 0x68, 0x73, 0x00, 0x09, 0x14, 0x1e, 0x26,

				     0x48, 0x61, 0x67, 0x6c, 0x67, 0x7d, 0x7f, 0x80, 0x8b, 0x87, 0x8f,

				     0x98, 0xab, 0xab, 0x55, 0x5c, 0x68, 0x73);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTP1, 0x0e, 0x10, 0x10, 0x21, 0x2b, 0x9a,

				     0x02, 0x54, 0x9a, 0x14, 0x14, 0x00, 0x00, 0x00, 0x00, 0x12, 0x05,

				     0x02, 0x02, 0x10);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x01);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETPOWER, 0x01, 0xbf, 0x11);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCLOCK, 0x86);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_UNKNOWN_D2, 0x3c, 0xfa);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP0, 0x00, 0x00, 0x44, 0x00, 0x00, 0x00,

				     0x00, 0x00, 0x80, 0x0c, 0x01);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTP1, 0x02, 0x00, 0x28, 0x01, 0x7e, 0x0f,

				     0x7e, 0x10, 0xa0, 0x00, 0x00, 0x20, 0x40, 0x50, 0x40);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x02);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, 0xff, 0xff, 0xbf, 0xfe, 0xaa, 0xa0,

				     0xff, 0xff, 0xbf, 0xfe, 0xaa, 0xa0);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETTP1, 0xfe, 0x04, 0xfe, 0x04, 0xfe, 0x04,

				     0x03, 0x03, 0x03, 0x26, 0x00, 0x26, 0x81, 0x02, 0x40, 0x00, 0x20,

				     0x9e, 0x04, 0x03, 0x02, 0x01, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x03);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc6);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETCYC, 0x03, 0xff, 0xf8);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETGIP3, 0x00, 0x2a, 0xaa, 0xa8, 0x00, 0x00,

				     0x00, 0x2a, 0xaa, 0xa8, 0x00, 0x00, 0x00, 0x3f, 0xff, 0xfc, 0x00,

				     0x00, 0x00, 0x3f, 0xff, 0xfc, 0x00, 0x00, 0x00, 0x2a, 0xaa, 0xa8,

				     0x00, 0x00, 0x00, 0x2a, 0xaa, 0xa8, 0x00, 0x00);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x00);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc4);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETMIPI, 0x96);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x01);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0xc5);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETMIPI, 0x4f);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETSPCCMD, 0x3f);

	mipi_dsi_dcs_write_seq_multi(&dsi_ctx, HX83102_SETBANK, 0x00);



	return dsi_ctx.accum_err;

};



static const struct drm_display_mode starry_mode = {

	.clock = 162680,

	.hdisplay = 1200,

	.hsync_start = 1200 + 60,

	.hsync_end = 1200 + 60 + 20,

	.htotal = 1200 + 60 + 20 + 40,

	.vdisplay = 1920,

	.vsync_start = 1920 + 116,

	.vsync_end = 1920 + 116 + 8,

	.vtotal = 1920 + 116 + 8 + 12,

	.type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED,

};



static const struct hx83102_panel_desc starry_desc = {

	.modes = &starry_mode,

	.size = {

		.width_mm = 141,

		.height_mm = 226,

	},

	.init = starry_himax83102_j02_init,

};



static int hx83102_enable(struct drm_panel *panel)

{

	msleep(130);

	return 0;

}



static int hx83102_panel_enter_sleep_mode(struct hx83102 *ctx)

{

	struct mipi_dsi_device *dsi = ctx->dsi;

	int ret;



	dsi->mode_flags &= ~MIPI_DSI_MODE_LPM;



	ret = mipi_dsi_dcs_set_display_off(dsi);

	if (ret < 0)

		return ret;



	ret = mipi_dsi_dcs_enter_sleep_mode(dsi);

	if (ret < 0)

		return ret;



	return 0;

}



static int hx83102_disable(struct drm_panel *panel)

{

	struct hx83102 *ctx = panel_to_hx83102(panel);

	struct mipi_dsi_device *dsi = ctx->dsi;

	struct device *dev = &dsi->dev;

	int ret;



	ret = hx83102_panel_enter_sleep_mode(ctx);

	if (ret < 0) {

		dev_err(dev, "failed to set panel off: %d\n", ret);

		return ret;

	}



	msleep(150);



	return 0;

}



static int hx83102_unprepare(struct drm_panel *panel)

{

	struct hx83102 *ctx = panel_to_hx83102(panel);



	gpiod_set_value(ctx->enable_gpio, 0);

	usleep_range(1000, 2000);

	regulator_disable(ctx->avee);

	regulator_disable(ctx->avdd);

	usleep_range(5000, 7000);

	regulator_disable(ctx->pp1800);



	return 0;

}



static int hx83102_prepare(struct drm_panel *panel)

{

	struct hx83102 *ctx = panel_to_hx83102(panel);

	struct mipi_dsi_device *dsi = ctx->dsi;

	struct device *dev = &dsi->dev;

	int ret;



	gpiod_set_value(ctx->enable_gpio, 0);

	usleep_range(1000, 1500);



	ret = regulator_enable(ctx->pp1800);

	if (ret < 0)

		return ret;



	usleep_range(3000, 5000);



	ret = regulator_enable(ctx->avdd);

	if (ret < 0)

		goto poweroff1v8;

	ret = regulator_enable(ctx->avee);

	if (ret < 0)

		goto poweroffavdd;



	usleep_range(10000, 11000);



	mipi_dsi_dcs_nop(ctx->dsi);

	usleep_range(1000, 2000);



	gpiod_set_value(ctx->enable_gpio, 1);

	usleep_range(1000, 2000);

	gpiod_set_value(ctx->enable_gpio, 0);

	usleep_range(1000, 2000);

	gpiod_set_value(ctx->enable_gpio, 1);

	usleep_range(6000, 10000);



	ret = ctx->desc->init(ctx);

	if (ret < 0)

		goto poweroff;



	ret = mipi_dsi_dcs_exit_sleep_mode(dsi);

	if (ret) {

		dev_err(dev, "Failed to exit sleep mode: %d\n", ret);

		goto poweroff;

	}



	msleep(120);



	ret = mipi_dsi_dcs_set_display_on(dsi);

	if (ret) {

		dev_err(dev, "Failed to turn on the display: %d\n", ret);

		goto poweroff;

	}



	return 0;



poweroff:

	regulator_disable(ctx->avee);

poweroffavdd:

	regulator_disable(ctx->avdd);

poweroff1v8:

	usleep_range(5000, 7000);

	regulator_disable(ctx->pp1800);

	gpiod_set_value(ctx->enable_gpio, 0);



	return ret;

}



static int hx83102_get_modes(struct drm_panel *panel,

			    struct drm_connector *connector)

{

	struct hx83102 *ctx = panel_to_hx83102(panel);

	const struct drm_display_mode *m = ctx->desc->modes;

	struct drm_display_mode *mode;



	mode = drm_mode_duplicate(connector->dev, m);



	mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;

	drm_mode_set_name(mode);

	drm_mode_probed_add(connector, mode);



	connector->display_info.width_mm = ctx->desc->size.width_mm;

	connector->display_info.height_mm = ctx->desc->size.height_mm;

	connector->display_info.bpc = 8;



	return 1;

}



static enum drm_panel_orientation hx83102_get_orientation(struct drm_panel *panel)

{

	struct hx83102 *ctx = panel_to_hx83102(panel);



	return ctx->orientation;

}



static const struct drm_panel_funcs hx83102_drm_funcs = {

	.disable   = hx83102_disable,

	.unprepare = hx83102_unprepare,

	.prepare   = hx83102_prepare,

	.enable    = hx83102_enable,

	.get_modes = hx83102_get_modes,

	.get_orientation = hx83102_get_orientation,

};



static int hx83102_panel_add(struct hx83102 *ctx)

{

	struct device *dev = &ctx->dsi->dev;

	int err;



	ctx->avdd = devm_regulator_get(dev, "avdd");

	if (IS_ERR(ctx->avdd))

		return PTR_ERR(ctx->avdd);



	ctx->avee = devm_regulator_get(dev, "avee");

	if (IS_ERR(ctx->avee))

		return PTR_ERR(ctx->avee);



	ctx->pp1800 = devm_regulator_get(dev, "pp1800");

	if (IS_ERR(ctx->pp1800))

		return PTR_ERR(ctx->pp1800);



	ctx->enable_gpio = devm_gpiod_get(dev, "enable", GPIOD_OUT_LOW);

	if (IS_ERR(ctx->enable_gpio))

		return dev_err_probe(dev, PTR_ERR(ctx->enable_gpio), "Cannot get enable GPIO\n");



	ctx->base.prepare_prev_first = true;



	drm_panel_init(&ctx->base, dev, &hx83102_drm_funcs,

		       DRM_MODE_CONNECTOR_DSI);

	err = of_drm_get_panel_orientation(dev->of_node, &ctx->orientation);

	if (err < 0)

		return dev_err_probe(dev, err, "failed to get orientation\n");



	err = drm_panel_of_backlight(&ctx->base);

	if (err)

		return err;



	ctx->base.funcs = &hx83102_drm_funcs;

	ctx->base.dev = &ctx->dsi->dev;



	drm_panel_add(&ctx->base);



	return 0;

}



static int hx83102_probe(struct mipi_dsi_device *dsi)

{

	struct hx83102 *ctx;

	int ret;

	const struct hx83102_panel_desc *desc;



	ctx = devm_kzalloc(&dsi->dev, sizeof(*ctx), GFP_KERNEL);

	if (!ctx)

		return -ENOMEM;



	desc = of_device_get_match_data(&dsi->dev);

	dsi->lanes = 4;

	dsi->format = MIPI_DSI_FMT_RGB888;

	dsi->mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_SYNC_PULSE |

					  MIPI_DSI_MODE_LPM;

	ctx->desc = desc;

	ctx->dsi = dsi;

	ret = hx83102_panel_add(ctx);

	if (ret < 0)

		return ret;



	mipi_dsi_set_drvdata(dsi, ctx);



	ret = mipi_dsi_attach(dsi);

	if (ret)

		drm_panel_remove(&ctx->base);



	return ret;

}



static void hx83102_remove(struct mipi_dsi_device *dsi)

{

	struct hx83102 *ctx = mipi_dsi_get_drvdata(dsi);

	int ret;



	ret = mipi_dsi_detach(dsi);

	if (ret < 0)

		dev_err(&dsi->dev, "failed to detach from DSI host: %d\n", ret);



	if (ctx->base.dev)

		drm_panel_remove(&ctx->base);

}



static const struct of_device_id hx83102_of_match[] = {

	{ .compatible = "starry,himax83102-j02",

	  .data = &starry_desc

	},

	{ /* sentinel */ }

};

MODULE_DEVICE_TABLE(of, hx83102_of_match);



static struct mipi_dsi_driver hx83102_driver = {

	.probe	= hx83102_probe,

	.remove = hx83102_remove,

	.driver = {

		.name = "panel-himax-hx83102",

		.of_match_table = hx83102_of_match,

	},

};

module_mipi_dsi_driver(hx83102_driver);



MODULE_AUTHOR("Cong Yang <yangcong5@huaqin.corp-partner.google.com>");

MODULE_DESCRIPTION("DRM driver for Himax HX83102 based MIPI DSI panels");

MODULE_LICENSE("GPL");