clk: qcom: add SAR2130P GPU Clock Controller support (30eb0e76) · Commits · git / linux-nf

drivers/clk/qcom/Kconfig

+9 −0

Original line number	Diff line number	Diff line
		@@ -574,6 +574,15 @@ config SAR_GCC_2130P
		Say Y if you want to use peripheral devices such as UART, SPI,
		I2C, USB, SDCC, etc.

		config SAR_GPUCC_2130P
		tristate "SAR2130P Graphics clock controller"
		select QCOM_GDSC
		select SAR_GCC_2130P
		help
		Support for the graphics clock controller on SAR2130P devices.
		Say Y if you want to support graphics controller devices and
		functionality such as 3D graphics.

		config SC_GCC_7180
		tristate "SC7180 Global Clock Controller"
		select QCOM_GDSC

drivers/clk/qcom/Makefile

+1 −0

Original line number	Diff line number	Diff line
		@@ -86,6 +86,7 @@ obj-$(CONFIG_SA_GCC_8775P) += gcc-sa8775p.o
		obj-$(CONFIG_SA_GPUCC_8775P) += gpucc-sa8775p.o
		obj-$(CONFIG_SA_VIDEOCC_8775P) += videocc-sa8775p.o
		obj-$(CONFIG_SAR_GCC_2130P) += gcc-sar2130p.o
		obj-$(CONFIG_SAR_GPUCC_2130P) += gpucc-sar2130p.o
		obj-$(CONFIG_SC_GCC_7180) += gcc-sc7180.o
		obj-$(CONFIG_SC_GCC_7280) += gcc-sc7280.o
		obj-$(CONFIG_SC_GCC_8180X) += gcc-sc8180x.o

drivers/clk/qcom/gpucc-sar2130p.c

0 → 100644

+502 −0

Original line number	Diff line number	Diff line
		// SPDX-License-Identifier: GPL-2.0-only
		/*
		* Copyright (c) 2021, Qualcomm Innovation Center, Inc. All rights reserved.
		* Copyright (c) 2024, Linaro Limited
		*/

		#include <linux/clk-provider.h>
		#include <linux/kernel.h>
		#include <linux/module.h>
		#include <linux/platform_device.h>
		#include <linux/regmap.h>

		#include <dt-bindings/clock/qcom,sar2130p-gpucc.h>
		#include <dt-bindings/reset/qcom,sar2130p-gpucc.h>

		#include "clk-alpha-pll.h"
		#include "clk-branch.h"
		#include "clk-rcg.h"
		#include "common.h"
		#include "gdsc.h"
		#include "reset.h"

		enum {
		DT_BI_TCXO,
		DT_GPLL0_OUT_MAIN,
		DT_GPLL0_OUT_MAIN_DIV,
		};

		enum {
		P_BI_TCXO,
		P_GPLL0_OUT_MAIN,
		P_GPLL0_OUT_MAIN_DIV,
		P_GPU_CC_PLL0_OUT_MAIN,
		P_GPU_CC_PLL1_OUT_MAIN,
		};

		static const struct pll_vco lucid_ole_vco[] = {
		{ 249600000, 2000000000, 0 },
		};

		/* 470MHz Configuration */
		static const struct alpha_pll_config gpu_cc_pll0_config = {
		.l = 0x18,
		.alpha = 0x7aaa,
		.config_ctl_val = 0x20485699,
		.config_ctl_hi_val = 0x00182261,
		.config_ctl_hi1_val = 0x82aa299c,
		.test_ctl_val = 0x00000000,
		.test_ctl_hi_val = 0x00000003,
		.test_ctl_hi1_val = 0x00009000,
		.test_ctl_hi2_val = 0x00000034,
		.user_ctl_val = 0x00000000,
		.user_ctl_hi_val = 0x00000005,
		};

		static struct clk_alpha_pll gpu_cc_pll0 = {
		.offset = 0x0,
		.vco_table = lucid_ole_vco,
		.num_vco = ARRAY_SIZE(lucid_ole_vco),
		.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],
		.clkr = {
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_pll0",
		.parent_data = &(const struct clk_parent_data) {
		.index = DT_BI_TCXO,
		},
		.num_parents = 1,
		.ops = &clk_alpha_pll_lucid_evo_ops,
		},
		},
		};

		/* 440MHz Configuration */
		static const struct alpha_pll_config gpu_cc_pll1_config = {
		.l = 0x16,
		.alpha = 0xeaaa,
		.config_ctl_val = 0x20485699,
		.config_ctl_hi_val = 0x00182261,
		.config_ctl_hi1_val = 0x82aa299c,
		.test_ctl_val = 0x00000000,
		.test_ctl_hi_val = 0x00000003,
		.test_ctl_hi1_val = 0x00009000,
		.test_ctl_hi2_val = 0x00000034,
		.user_ctl_val = 0x00000000,
		.user_ctl_hi_val = 0x00000005,
		};

		static struct clk_alpha_pll gpu_cc_pll1 = {
		.offset = 0x1000,
		.vco_table = lucid_ole_vco,
		.num_vco = ARRAY_SIZE(lucid_ole_vco),
		.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],
		.clkr = {
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_pll1",
		.parent_data = &(const struct clk_parent_data) {
		.index = DT_BI_TCXO,
		},
		.num_parents = 1,
		.ops = &clk_alpha_pll_lucid_evo_ops,
		},
		},
		};

		static const struct parent_map gpu_cc_parent_map_0[] = {
		{ P_BI_TCXO, 0 },
		{ P_GPLL0_OUT_MAIN, 5 },
		{ P_GPLL0_OUT_MAIN_DIV, 6 },
		};

		static const struct clk_parent_data gpu_cc_parent_data_0[] = {
		{ .index = DT_BI_TCXO },
		{ .index = DT_GPLL0_OUT_MAIN },
		{ .index = DT_GPLL0_OUT_MAIN_DIV },
		};

		static const struct parent_map gpu_cc_parent_map_1[] = {
		{ P_BI_TCXO, 0 },
		{ P_GPU_CC_PLL0_OUT_MAIN, 1 },
		{ P_GPU_CC_PLL1_OUT_MAIN, 3 },
		{ P_GPLL0_OUT_MAIN, 5 },
		{ P_GPLL0_OUT_MAIN_DIV, 6 },
		};

		static const struct clk_parent_data gpu_cc_parent_data_1[] = {
		{ .index = DT_BI_TCXO },
		{ .hw = &gpu_cc_pll0.clkr.hw },
		{ .hw = &gpu_cc_pll1.clkr.hw },
		{ .index = DT_GPLL0_OUT_MAIN },
		{ .index = DT_GPLL0_OUT_MAIN_DIV },
		};

		static const struct parent_map gpu_cc_parent_map_2[] = {
		{ P_BI_TCXO, 0 },
		{ P_GPU_CC_PLL1_OUT_MAIN, 3 },
		{ P_GPLL0_OUT_MAIN, 5 },
		{ P_GPLL0_OUT_MAIN_DIV, 6 },
		};

		static const struct clk_parent_data gpu_cc_parent_data_2[] = {
		{ .index = DT_BI_TCXO },
		{ .hw = &gpu_cc_pll1.clkr.hw },
		{ .index = DT_GPLL0_OUT_MAIN },
		{ .index = DT_GPLL0_OUT_MAIN_DIV },
		};

		static const struct freq_tbl ftbl_gpu_cc_ff_clk_src[] = {
		F(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),
		{ }
		};

		static struct clk_rcg2 gpu_cc_ff_clk_src = {
		.cmd_rcgr = 0x9474,
		.mnd_width = 0,
		.hid_width = 5,
		.parent_map = gpu_cc_parent_map_0,
		.freq_tbl = ftbl_gpu_cc_ff_clk_src,
		.clkr.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_ff_clk_src",
		.parent_data = gpu_cc_parent_data_0,
		.num_parents = ARRAY_SIZE(gpu_cc_parent_data_0),
		.ops = &clk_rcg2_shared_ops,
		},
		};

		static const struct freq_tbl ftbl_gpu_cc_gmu_clk_src[] = {
		F(19200000, P_BI_TCXO, 1, 0, 0),
		F(220000000, P_GPU_CC_PLL1_OUT_MAIN, 2, 0, 0),
		F(550000000, P_GPU_CC_PLL1_OUT_MAIN, 2, 0, 0),
		{ }
		};

		static struct clk_rcg2 gpu_cc_gmu_clk_src = {
		.cmd_rcgr = 0x9318,
		.mnd_width = 0,
		.hid_width = 5,
		.parent_map = gpu_cc_parent_map_1,
		.freq_tbl = ftbl_gpu_cc_gmu_clk_src,
		.clkr.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_gmu_clk_src",
		.parent_data = gpu_cc_parent_data_1,
		.num_parents = ARRAY_SIZE(gpu_cc_parent_data_1),
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_rcg2_shared_ops,
		},
		};

		static struct clk_rcg2 gpu_cc_hub_clk_src = {
		.cmd_rcgr = 0x93ec,
		.mnd_width = 0,
		.hid_width = 5,
		.parent_map = gpu_cc_parent_map_2,
		.freq_tbl = ftbl_gpu_cc_ff_clk_src,
		.clkr.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_hub_clk_src",
		.parent_data = gpu_cc_parent_data_2,
		.num_parents = ARRAY_SIZE(gpu_cc_parent_data_2),
		.ops = &clk_rcg2_shared_ops,
		},
		};

		static struct clk_branch gpu_cc_ahb_clk = {
		.halt_reg = 0x911c,
		.halt_check = BRANCH_HALT_DELAY,
		.clkr = {
		.enable_reg = 0x911c,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_ahb_clk",
		.parent_hws = (const struct clk_hw*[]) {
		&gpu_cc_hub_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_branch2_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_crc_ahb_clk = {
		.halt_reg = 0x9120,
		.halt_check = BRANCH_HALT_VOTED,
		.clkr = {
		.enable_reg = 0x9120,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_crc_ahb_clk",
		.parent_hws = (const struct clk_hw*[]) {
		&gpu_cc_hub_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_branch2_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_cx_ff_clk = {
		.halt_reg = 0x914c,
		.halt_check = BRANCH_HALT,
		.clkr = {
		.enable_reg = 0x914c,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_cx_ff_clk",
		.parent_hws = (const struct clk_hw*[]) {
		&gpu_cc_ff_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_branch2_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_cx_gmu_clk = {
		.halt_reg = 0x913c,
		.halt_check = BRANCH_HALT_VOTED,
		.clkr = {
		.enable_reg = 0x913c,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_cx_gmu_clk",
		.parent_hws = (const struct clk_hw*[]) {
		&gpu_cc_gmu_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_branch2_aon_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_cxo_aon_clk = {
		.halt_reg = 0x9004,
		.halt_check = BRANCH_HALT_VOTED,
		.clkr = {
		.enable_reg = 0x9004,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_cxo_aon_clk",
		.ops = &clk_branch2_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_cxo_clk = {
		.halt_reg = 0x9144,
		.halt_check = BRANCH_HALT,
		.clkr = {
		.enable_reg = 0x9144,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_cxo_clk",
		.ops = &clk_branch2_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_gx_gmu_clk = {
		.halt_reg = 0x90bc,
		.halt_check = BRANCH_HALT,
		.clkr = {
		.enable_reg = 0x90bc,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_gx_gmu_clk",
		.parent_hws = (const struct clk_hw*[]) {
		&gpu_cc_gmu_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_branch2_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_hub_aon_clk = {
		.halt_reg = 0x93e8,
		.halt_check = BRANCH_HALT,
		.clkr = {
		.enable_reg = 0x93e8,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_hub_aon_clk",
		.parent_hws = (const struct clk_hw*[]) {
		&gpu_cc_hub_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_branch2_aon_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_hub_cx_int_clk = {
		.halt_reg = 0x9148,
		.halt_check = BRANCH_HALT_VOTED,
		.clkr = {
		.enable_reg = 0x9148,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_hub_cx_int_clk",
		.parent_hws = (const struct clk_hw*[]) {
		&gpu_cc_hub_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_branch2_aon_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_memnoc_gfx_clk = {
		.halt_reg = 0x9150,
		.halt_check = BRANCH_HALT_VOTED,
		.clkr = {
		.enable_reg = 0x9150,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_memnoc_gfx_clk",
		.ops = &clk_branch2_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_hlos1_vote_gpu_smmu_clk = {
		.halt_reg = 0x7000,
		.halt_check = BRANCH_HALT_VOTED,
		.clkr = {
		.enable_reg = 0x7000,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_hlos1_vote_gpu_smmu_clk",
		.ops = &clk_branch2_ops,
		},
		},
		};

		static struct clk_branch gpu_cc_sleep_clk = {
		.halt_reg = 0x9134,
		.halt_check = BRANCH_HALT_VOTED,
		.clkr = {
		.enable_reg = 0x9134,
		.enable_mask = BIT(0),
		.hw.init = &(const struct clk_init_data) {
		.name = "gpu_cc_sleep_clk",
		.ops = &clk_branch2_ops,
		},
		},
		};

		static struct gdsc gpu_cx_gdsc = {
		.gdscr = 0x9108,
		.gds_hw_ctrl = 0x953c,
		.clk_dis_wait_val = 8,
		.pd = {
		.name = "gpu_cx_gdsc",
		},
		.pwrsts = PWRSTS_OFF_ON,
		.flags = VOTABLE \| RETAIN_FF_ENABLE,
		};

		static struct gdsc gpu_gx_gdsc = {
		.gdscr = 0x905c,
		.clamp_io_ctrl = 0x9504,
		.resets = (unsigned int []){ GPUCC_GPU_CC_GX_BCR,
		GPUCC_GPU_CC_ACD_BCR,
		GPUCC_GPU_CC_GX_ACD_IROOT_BCR },
		.reset_count = 3,
		.pd = {
		.name = "gpu_gx_gdsc",
		.power_on = gdsc_gx_do_nothing_enable,
		},
		.pwrsts = PWRSTS_OFF_ON,
		.flags = CLAMP_IO \| AON_RESET \| SW_RESET,
		};

		static struct clk_regmap *gpu_cc_sar2130p_clocks[] = {
		[GPU_CC_AHB_CLK] = &gpu_cc_ahb_clk.clkr,
		[GPU_CC_CRC_AHB_CLK] = &gpu_cc_crc_ahb_clk.clkr,
		[GPU_CC_CX_FF_CLK] = &gpu_cc_cx_ff_clk.clkr,
		[GPU_CC_CX_GMU_CLK] = &gpu_cc_cx_gmu_clk.clkr,
		[GPU_CC_CXO_AON_CLK] = &gpu_cc_cxo_aon_clk.clkr,
		[GPU_CC_CXO_CLK] = &gpu_cc_cxo_clk.clkr,
		[GPU_CC_FF_CLK_SRC] = &gpu_cc_ff_clk_src.clkr,
		[GPU_CC_GMU_CLK_SRC] = &gpu_cc_gmu_clk_src.clkr,
		[GPU_CC_GX_GMU_CLK] = &gpu_cc_gx_gmu_clk.clkr,
		[GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK] = &gpu_cc_hlos1_vote_gpu_smmu_clk.clkr,
		[GPU_CC_HUB_AON_CLK] = &gpu_cc_hub_aon_clk.clkr,
		[GPU_CC_HUB_CLK_SRC] = &gpu_cc_hub_clk_src.clkr,
		[GPU_CC_HUB_CX_INT_CLK] = &gpu_cc_hub_cx_int_clk.clkr,
		[GPU_CC_MEMNOC_GFX_CLK] = &gpu_cc_memnoc_gfx_clk.clkr,
		[GPU_CC_PLL0] = &gpu_cc_pll0.clkr,
		[GPU_CC_PLL1] = &gpu_cc_pll1.clkr,
		[GPU_CC_SLEEP_CLK] = &gpu_cc_sleep_clk.clkr,
		};

		static const struct qcom_reset_map gpu_cc_sar2130p_resets[] = {
		[GPUCC_GPU_CC_ACD_BCR] = { 0x9358 },
		[GPUCC_GPU_CC_GX_ACD_IROOT_BCR] = { 0x958c },
		[GPUCC_GPU_CC_GX_BCR] = { 0x9058 },
		};

		static struct gdsc *gpu_cc_sar2130p_gdscs[] = {
		[GPU_CX_GDSC] = &gpu_cx_gdsc,
		[GPU_GX_GDSC] = &gpu_gx_gdsc,
		};

		static const struct regmap_config gpu_cc_sar2130p_regmap_config = {
		.reg_bits = 32,
		.reg_stride = 4,
		.val_bits = 32,
		.max_register = 0xa000,
		.fast_io = true,
		};

		static const struct qcom_cc_desc gpu_cc_sar2130p_desc = {
		.config = &gpu_cc_sar2130p_regmap_config,
		.clks = gpu_cc_sar2130p_clocks,
		.num_clks = ARRAY_SIZE(gpu_cc_sar2130p_clocks),
		.resets = gpu_cc_sar2130p_resets,
		.num_resets = ARRAY_SIZE(gpu_cc_sar2130p_resets),
		.gdscs = gpu_cc_sar2130p_gdscs,
		.num_gdscs = ARRAY_SIZE(gpu_cc_sar2130p_gdscs),
		};

		static const struct of_device_id gpu_cc_sar2130p_match_table[] = {
		{ .compatible = "qcom,sar2130p-gpucc" },
		{ }
		};
		MODULE_DEVICE_TABLE(of, gpu_cc_sar2130p_match_table);

		static int gpu_cc_sar2130p_probe(struct platform_device *pdev)
		{
		struct device *dev = &pdev->dev;
		struct regmap *regmap;

		regmap = qcom_cc_map(pdev, &gpu_cc_sar2130p_desc);
		if (IS_ERR(regmap))
		return dev_err_probe(dev, PTR_ERR(regmap), "Couldn't map GPU_CC\n");

		clk_lucid_ole_pll_configure(&gpu_cc_pll0, regmap, &gpu_cc_pll0_config);
		clk_lucid_ole_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config);

		/* Keep some clocks always-on */
		qcom_branch_set_clk_en(regmap, 0x900c); /* GPU_CC_DEMET_CLK */

		return qcom_cc_really_probe(dev, &gpu_cc_sar2130p_desc, regmap);
		}

		static struct platform_driver gpu_cc_sar2130p_driver = {
		.probe = gpu_cc_sar2130p_probe,
		.driver = {
		.name = "gpu_cc-sar2130p",
		.of_match_table = gpu_cc_sar2130p_match_table,
		},
		};
		module_platform_driver(gpu_cc_sar2130p_driver);

		MODULE_DESCRIPTION("QTI GPU_CC SAR2130P Driver");
		MODULE_LICENSE("GPL");