Commit 39f44f54 authored by Andy Nguyen's avatar Andy Nguyen Committed by Alex Deucher
Browse files

drm/amd: fix dcn 2.01 check



The ASICREV_IS_BEIGE_GOBY_P check always took precedence, because it includes all chip revisions upto NV_UNKNOWN.

Fixes: 54b822b3 ("drm/amd/display: Use dce_version instead of chip_id")
Signed-off-by: default avatarAndy Nguyen <theofficialflow1996@gmail.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
(cherry picked from commit 9c7be0ef)
parent 2323b019
Loading
Loading
Loading
Loading
+4 −4
Original line number Diff line number Diff line
@@ -255,6 +255,10 @@ struct clk_mgr *dc_clk_mgr_create(struct dc_context *ctx, struct pp_smu_funcs *p
			BREAK_TO_DEBUGGER();
			return NULL;
		}
		if (ctx->dce_version == DCN_VERSION_2_01) {
			dcn201_clk_mgr_construct(ctx, clk_mgr, pp_smu, dccg);
			return &clk_mgr->base;
		}
		if (ASICREV_IS_SIENNA_CICHLID_P(asic_id.hw_internal_rev)) {
			dcn3_clk_mgr_construct(ctx, clk_mgr, pp_smu, dccg);
			return &clk_mgr->base;
@@ -267,10 +271,6 @@ struct clk_mgr *dc_clk_mgr_create(struct dc_context *ctx, struct pp_smu_funcs *p
			dcn3_clk_mgr_construct(ctx, clk_mgr, pp_smu, dccg);
			return &clk_mgr->base;
		}
		if (ctx->dce_version == DCN_VERSION_2_01) {
			dcn201_clk_mgr_construct(ctx, clk_mgr, pp_smu, dccg);
			return &clk_mgr->base;
		}
		dcn20_clk_mgr_construct(ctx, clk_mgr, pp_smu, dccg);
		return &clk_mgr->base;
	}