Commit 50175534 authored by Rob Herring (Arm)'s avatar Rob Herring (Arm)
Browse files

dt-bindings: interrupt-controller: Convert jcore,aic to DT schema 

Convert the J-Core advanced interrupt controller binding to schema
format. It's a straight-forward conversion of the typical interrupt
controller.

Link: https://lore.kernel.org/r/20250505144707.1289503-1-robh@kernel.org


Signed-off-by: default avatarRob Herring (Arm) <robh@kernel.org>
parent eb4d5a82

Documentation/devicetree/bindings/interrupt-controller/jcore,aic.txt

deleted100644 → 0
+0 −26
Original line number Diff line number Diff line 
J-Core Advanced Interrupt Controller



Required properties:



- compatible: Should be "jcore,aic1" for the (obsolete) first-generation aic

  with 8 interrupt lines with programmable priorities, or "jcore,aic2" for

  the "aic2" core with 64 interrupts.



- reg: Memory region(s) for configuration. For SMP, there should be one

  region per cpu, indexed by the sequential, zero-based hardware cpu

  number.



- interrupt-controller: Identifies the node as an interrupt controller



- #interrupt-cells: Specifies the number of cells needed to encode an

  interrupt source. The value shall be 1.





Example:



aic: interrupt-controller@200 {

	compatible = "jcore,aic2";

	reg = < 0x200 0x30 0x500 0x30 >;

	interrupt-controller;

	#interrupt-cells = <1>;

};

Documentation/devicetree/bindings/interrupt-controller/jcore,aic.yaml

0 → 100644
+43 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

# Copyright 2018 Linaro Ltd.

%YAML 1.2

---

$id: http://devicetree.org/schemas/interrupt-controller/jcore,aic.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: J-Core Advanced Interrupt Controller



maintainers:

  - Rich Felker <dalias@libc.org>



properties:

  compatible:

    enum:

      - jcore,aic1

      - jcore,aic2



  reg:

    description: Memory region(s) for configuration. For SMP, there should be one

      region per CPU, indexed by the sequential, zero-based hardware CPU number.



  interrupt-controller: true



  '#interrupt-cells':

    const: 1



required:

  - compatible

  - reg

  - interrupt-controller

  - '#interrupt-cells'



additionalProperties: false



examples:

  - |

    aic: interrupt-controller@200 {

        compatible = "jcore,aic2";

        reg = <0x200 0x30>, <0x500 0x30>;

        interrupt-controller;

        #interrupt-cells = <1>;

    };