Commit 89663341 authored by Rob Herring (Arm)'s avatar Rob Herring (Arm)
Browse files

dt-bindings: interrupt-controller: Convert ti,omap-intc-irq to DT schema 

Convert the TI OMAP2/3 interrupt controller binding to schema format.
It's a straight-forward conversion of the typical interrupt controller.

"ti,intc-size" property isn't actually used with "ti,omap2-intc", so the
2 bindings can be combined.

Link: https://lore.kernel.org/r/20250505144917.1294150-1-robh@kernel.org


Signed-off-by: default avatarRob Herring (Arm) <robh@kernel.org>
parent 6248d8cc

Documentation/devicetree/bindings/interrupt-controller/ti,omap-intc-irq.txt

deleted100644 → 0
+0 −28
Original line number Diff line number Diff line 
Omap2/3 intc controller



On TI omap2 and 3 the intc interrupt controller can provide

96 or 128 IRQ signals to the ARM host depending on the SoC.



Required Properties:

- compatible: should be one of

			"ti,omap2-intc"

			"ti,omap3-intc"

			"ti,dm814-intc"

			"ti,dm816-intc"

			"ti,am33xx-intc"



- interrupt-controller : Identifies the node as an interrupt controller

- #interrupt-cells : Specifies the number of cells needed to encode interrupt

		     source, should be 1 for intc

- interrupts: interrupt reference to primary interrupt controller



Please refer to interrupts.txt in this directory for details of the common

Interrupt Controllers bindings used by client devices.



Example:

	intc: interrupt-controller@48200000 {

		compatible = "ti,omap3-intc";

		interrupt-controller;

		#interrupt-cells = <1>;

		reg = <0x48200000 0x1000>;

	};

Documentation/devicetree/bindings/interrupt-controller/ti,omap-intc-irq.yaml

0 → 100644
+52 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

%YAML 1.2

---

$id: http://devicetree.org/schemas/interrupt-controller/ti,omap-intc-irq.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: TI OMAP Interrupt Controller



maintainers:

  - Tony Lindgren <tony@atomide.com>



description:

  On TI omap2 and 3 the intc interrupt controller can provide 96 or 128 IRQ

  signals to the ARM host depending on the SoC.



properties:

  compatible:

    enum:

      - ti,omap2-intc

      - ti,omap3-intc

      - ti,dm814-intc

      - ti,dm816-intc

      - ti,am33xx-intc



  reg:

    maxItems: 1



  interrupts:

    maxItems: 1



  interrupt-controller: true



  '#interrupt-cells':

    const: 1



required:

  - compatible

  - reg

  - interrupt-controller

  - '#interrupt-cells'



additionalProperties: false



examples:

  - |

    interrupt-controller@48200000 {

        compatible = "ti,omap3-intc";

        reg = <0x48200000 0x1000>;

        interrupts = <32>;

        interrupt-controller;

        #interrupt-cells = <1>;

    };

Documentation/devicetree/bindings/interrupt-controller/ti,omap2-intc.txt

deleted100644 → 0
+0 −27
Original line number Diff line number Diff line 
* OMAP Interrupt Controller



OMAP2/3 are using a TI interrupt controller that can support several

configurable number of interrupts.



Main node required properties:



- compatible : should be:

	"ti,omap2-intc"

- interrupt-controller : Identifies the node as an interrupt controller

- #interrupt-cells : Specifies the number of cells needed to encode an

  interrupt source. The type shall be a <u32> and the value shall be 1.



  The cell contains the interrupt number in the range [0-128].

- ti,intc-size: Number of interrupts handled by the interrupt controller.

- reg: physical base address and size of the intc registers map.



Example:



	intc: interrupt-controller@1 {

		compatible = "ti,omap2-intc";

		interrupt-controller;

		#interrupt-cells = <1>;

		ti,intc-size = <96>;

		reg = <0x48200000 0x1000>;

	};