Commit 9c851585 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven
Browse files

clk: renesas: r8a779h0: Add SCIF clocks



Add the module clocks used by the Serial Communication Interfaces with
FIFO (SCIF) on the Renesas R-Car V4M (R8A779H0) SoC.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/82d731edd4ae4a8cd7683368131095777f4fa172.1709741224.git.geert+renesas@glider.be
parent e56321e4
Loading
Loading
Loading
Loading
+4 −0
Original line number Diff line number Diff line
@@ -185,6 +185,10 @@ static const struct mssr_mod_clk r8a779h0_mod_clks[] = {
	DEF_MOD("i2c2",		520,	R8A779H0_CLK_S0D6_PER),
	DEF_MOD("i2c3",		521,	R8A779H0_CLK_S0D6_PER),
	DEF_MOD("rpc-if",	629,	R8A779H0_CLK_RPCD2),
	DEF_MOD("scif0",	702,	R8A779H0_CLK_SASYNCPERD4),
	DEF_MOD("scif1",	703,	R8A779H0_CLK_SASYNCPERD4),
	DEF_MOD("scif3",	704,	R8A779H0_CLK_SASYNCPERD4),
	DEF_MOD("scif4",	705,	R8A779H0_CLK_SASYNCPERD4),
	DEF_MOD("sdhi0",	706,	R8A779H0_CLK_SD0),
	DEF_MOD("sydm1",	709,	R8A779H0_CLK_S0D6_PER),
	DEF_MOD("sydm2",	710,	R8A779H0_CLK_S0D6_PER),