Commit b3e0f94d authored by Jonathan Marek's avatar Jonathan Marek Committed by Abhinav Kumar
Browse files

drm/msm/dsi: use the correct VREG_CTRL_1 value for 4nm cphy 



Use the same value as the downstream driver. This change is needed for CPHY
mode to work correctly.

Fixes: 8b034e67 ("drm/msm/dsi: add support for DSI-PHY on SM8550")
Signed-off-by: default avatarJonathan Marek <jonathan@marek.ca>
Reviewed-by: default avatarAbhinav Kumar <quic_abhinavk@quicinc.com>
Patchwork: https://patchwork.freedesktop.org/patch/566987/
Link: https://lore.kernel.org/r/20231110000216.29979-1-jonathan@marek.ca


Signed-off-by: default avatarAbhinav Kumar <quic_abhinavk@quicinc.com>
parent b08d26da

drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c

+1 −1
Original line number Diff line number Diff line
@@ -918,7 +918,7 @@ static int dsi_7nm_phy_enable(struct msm_dsi_phy *phy, 
	if ((phy->cfg->quirks & DSI_PHY_7NM_QUIRK_V5_2)) {

		if (phy->cphy_mode) {

			vreg_ctrl_0 = 0x45;

			vreg_ctrl_1 = 0x45;

			vreg_ctrl_1 = 0x41;

			glbl_rescode_top_ctrl = 0x00;

			glbl_rescode_bot_ctrl = 0x00;

		} else {