Commit b565717e authored by Prathamesh Shete's avatar Prathamesh Shete Committed by Bartosz Golaszewski
Browse files

dt-bindings: gpio: Add Tegra264 support 



Extend the existing Tegra186 GPIO controller device tree bindings with
support for the GPIO controller found on Tegra264. The number of pins
is slightly different, but the programming model remains the same.

Add a new header, include/dt-bindings/gpio/nvidia,tegra264-gpio.h,
that defines port IDs as well as the TEGRA264_MAIN_GPIO() helper,
both of which are used in conjunction to create a unique specifier
for each pin.

On Tegra, GPIO wake events are latched and routed via the PMC.
Document the standard DT property, wakeup-parent, which is a phandle to
the PMC interrupt controller that provides the parent wake interrupt
domain for the GPIO controller. If the property is absent the driver
falls back to a compatible-based lookup.

Signed-off-by: default avatarPrathamesh Shete <pshete@nvidia.com>
Acked-by: default avatarThierry Reding <treding@nvidia.com>
Acked-by: default avatarConor Dooley <conor.dooley@microchip.com>
Link: https://patch.msgid.link/20260128085114.1137725-1-pshete@nvidia.com


[Bartosz: fixed whitespace errors]
Signed-off-by: default avatarBartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>
parent aa7e37fd

Documentation/devicetree/bindings/gpio/nvidia,tegra186-gpio.yaml

+22 −0
Original line number Diff line number Diff line
@@ -86,6 +86,9 @@ properties: 
      - nvidia,tegra234-gpio

      - nvidia,tegra234-gpio-aon

      - nvidia,tegra256-gpio

      - nvidia,tegra264-gpio

      - nvidia,tegra264-gpio-uphy

      - nvidia,tegra264-gpio-aon



  reg-names:

    items:
@@ -110,6 +113,10 @@ properties: 
      ports, in the order the HW manual describes them. The number of entries

      required varies depending on compatible value.



  wakeup-parent:

    description: Phandle to the parent interrupt controller used for wake-up. On

      Tegra, this typically references the PMC interrupt controller.



  gpio-controller: true



  gpio-ranges:
@@ -157,6 +164,8 @@ allOf: 
              - nvidia,tegra194-gpio

              - nvidia,tegra234-gpio

              - nvidia,tegra256-gpio

              - nvidia,tegra264-gpio

              - nvidia,tegra264-gpio-uphy

    then:

      properties:

        interrupts:
@@ -171,12 +180,25 @@ allOf: 
              - nvidia,tegra186-gpio-aon

              - nvidia,tegra194-gpio-aon

              - nvidia,tegra234-gpio-aon

              - nvidia,tegra264-gpio-aon

    then:

      properties:

        interrupts:

          minItems: 1

          maxItems: 4



  - if:

      properties:

        compatible:

          contains:

            enum:

              - nvidia,tegra264-gpio

              - nvidia,tegra264-gpio-uphy

              - nvidia,tegra264-gpio-aon

    then:

      required:

        - wakeup-parent



required:

  - compatible

  - reg

include/dt-bindings/gpio/nvidia,tegra264-gpio.h

0 → 100644
+61 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */

/* Copyright (c) 2026, NVIDIA CORPORATION. All rights reserved. */



/*

 * This header provides constants for binding nvidia,tegra264-gpio*.

 *

 * The first cell in Tegra's GPIO specifier is the GPIO ID. The macros below

 * provide names for this.

 *

 * The second cell contains standard flag values specified in gpio.h.

 */



#ifndef _DT_BINDINGS_GPIO_TEGRA264_GPIO_H

#define _DT_BINDINGS_GPIO_TEGRA264_GPIO_H



#include <dt-bindings/gpio/gpio.h>



/* GPIOs implemented by main GPIO controller */

#define TEGRA264_MAIN_GPIO_PORT_T  0

#define TEGRA264_MAIN_GPIO_PORT_U  1

#define TEGRA264_MAIN_GPIO_PORT_V  2

#define TEGRA264_MAIN_GPIO_PORT_W  3

#define TEGRA264_MAIN_GPIO_PORT_AL 4

#define TEGRA264_MAIN_GPIO_PORT_Y  5

#define TEGRA264_MAIN_GPIO_PORT_Z  6

#define TEGRA264_MAIN_GPIO_PORT_X  7

#define TEGRA264_MAIN_GPIO_PORT_H  8

#define TEGRA264_MAIN_GPIO_PORT_J  9

#define TEGRA264_MAIN_GPIO_PORT_K  10

#define TEGRA264_MAIN_GPIO_PORT_L  11

#define TEGRA264_MAIN_GPIO_PORT_M  12

#define TEGRA264_MAIN_GPIO_PORT_P  13

#define TEGRA264_MAIN_GPIO_PORT_Q  14

#define TEGRA264_MAIN_GPIO_PORT_R  15

#define TEGRA264_MAIN_GPIO_PORT_S  16

#define TEGRA264_MAIN_GPIO_PORT_F  17

#define TEGRA264_MAIN_GPIO_PORT_G  18



#define TEGRA264_MAIN_GPIO(port, offset) \

	((TEGRA264_MAIN_GPIO_PORT_##port * 8) + (offset))



/* GPIOs implemented by AON GPIO controller */

#define TEGRA264_AON_GPIO_PORT_AA  0

#define TEGRA264_AON_GPIO_PORT_BB  1

#define TEGRA264_AON_GPIO_PORT_CC  2

#define TEGRA264_AON_GPIO_PORT_DD  3

#define TEGRA264_AON_GPIO_PORT_EE  4



#define TEGRA264_AON_GPIO(port, offset) \

	((TEGRA264_AON_GPIO_PORT_##port * 8) + (offset))



#define TEGRA264_UPHY_GPIO_PORT_A  0

#define TEGRA264_UPHY_GPIO_PORT_B  1

#define TEGRA264_UPHY_GPIO_PORT_C  2

#define TEGRA264_UPHY_GPIO_PORT_D  3

#define TEGRA264_UPHY_GPIO_PORT_E  4



#define TEGRA264_UPHY_GPIO(port, offset) \

	((TEGRA264_UPHY_GPIO_PORT_##port * 8) + (offset))



#endif