Commit b76bca66 authored by Niravkumar L Rabara's avatar Niravkumar L Rabara Committed by Dinh Nguyen
Browse files

arm64: dts: socfpga: agilex5: add NAND daughter board 



The Agilex5 devkit supports a separate NAND daughter card.
The NAND daughter card replaces the SDMMC slot that is on the default
daughter card thus requires a separate board dts file.

Signed-off-by: default avatarNiravkumar L Rabara <niravkumar.l.rabara@intel.com>
Acked-by: default avatarKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
parent a6ad0ff6

arch/arm64/boot/dts/intel/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -3,5 +3,6 @@ dtb-$(CONFIG_ARCH_INTEL_SOCFPGA) += socfpga_agilex_n6000.dtb \ 
				socfpga_agilex_socdk.dtb \

				socfpga_agilex_socdk_nand.dtb \

				socfpga_agilex5_socdk.dtb \

				socfpga_agilex5_socdk_nand.dtb \

				socfpga_n5x_socdk.dtb

dtb-$(CONFIG_ARCH_KEEMBAY) += keembay-evm.dtb

arch/arm64/boot/dts/intel/socfpga_agilex5_socdk_nand.dts

0 → 100644
+89 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier:     GPL-2.0

/*

 * Copyright (C) 2025, Altera Corporation

 */

#include "socfpga_agilex5.dtsi"



/ {

	model = "SoCFPGA Agilex5 SoCDK NAND daughter board";

	compatible = "intel,socfpga-agilex5-socdk-nand", "intel,socfpga-agilex5";



	aliases {

		serial0 = &uart0;

	};



	chosen {

		stdout-path = "serial0:115200n8";

	};



	leds {

		compatible = "gpio-leds";

		led0 {

			label = "hps_led0";

			gpios = <&porta 6 GPIO_ACTIVE_HIGH>;

		};



		led1 {

			label = "hps_led1";

			gpios = <&porta 7 GPIO_ACTIVE_HIGH>;

		};

	};



	memory@80000000 {

		device_type = "memory";

		/* We expect the bootloader to fill in the reg */

		reg = <0x0 0x80000000 0x0 0x0>;

	};

};



&gpio0 {

	status = "okay";

};



&gpio1 {

	status = "okay";

};



&i2c0 {

	status = "okay";

};



&i3c0 {

	status = "okay";

};



&i3c1 {

	status = "okay";

};



&nand {

	status = "okay";



	nand@0 {

		#address-cells = <1>;

		#size-cells = <1>;

		reg = <0>;

		nand-bus-width = <8>;



		partition@0 {

			label = "u-boot";

			reg = <0 0x200000>;

		};

		partition@200000 {

			label = "root";

			reg = <0x200000 0xffe00000>;

		};

	};

};



&osc1 {

	clock-frequency = <25000000>;

};



&uart0 {

	status = "okay";

};



&watchdog0 {

	status = "okay";

};