Commit bfef0760 authored by Lad Prabhakar's avatar Lad Prabhakar Committed by Geert Uytterhoeven
Browse files

riscv: dts: renesas: rzfive-smarc: Enable the blocks which were explicitly disabled



Now that noncoherent dma support for the RZ/Five SoC has been added, enable
the IP blocks which were disabled on the RZ/Five SMARC.  This adds
support for the below peripherals:
  * Ethernet
  * DMAC
  * SDHI
  * USB
  * RSPI
  * SSI

Signed-off-by: default avatarLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230929000704.53217-4-prabhakar.mahadev-lad.rj@bp.renesas.com


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 9e40584d
Loading
Loading
Loading
Loading
+0 −23
Original line number Diff line number Diff line
@@ -7,25 +7,8 @@

#include <arm64/renesas/rzg2ul-smarc-som.dtsi>

/ {
	aliases {
		/delete-property/ ethernet0;
		/delete-property/ ethernet1;
	};

	chosen {
		bootargs = "ignore_loglevel";
	};
};

&dmac {
	status = "disabled";
};

#if (!SW_ET0_EN_N)
&eth0 {
	status = "disabled";

	phy0: ethernet-phy@7 {
		/delete-property/ interrupt-parent;
		/delete-property/ interrupts;
@@ -34,14 +17,8 @@ phy0: ethernet-phy@7 {
#endif

&eth1 {
	status = "disabled";

	phy1: ethernet-phy@7 {
		/delete-property/ interrupt-parent;
		/delete-property/ interrupts;
	};
};

&sdhi0 {
	status = "disabled";
};
+0 −56
Original line number Diff line number Diff line
@@ -6,59 +6,3 @@
 */

#include <arm64/renesas/rzg2ul-smarc.dtsi>

&ehci0 {
	status = "disabled";
};

&ehci1 {
	status = "disabled";
};

&hsusb {
	status = "disabled";
};

&ohci0 {
	status = "disabled";
};

&ohci1 {
	status = "disabled";
};

&phyrst {
	status = "disabled";
};

&sdhi1 {
	status = "disabled";
};

&snd_rzg2l {
	status = "disabled";
};

&spi1 {
	status = "disabled";
};

&ssi1 {
	status = "disabled";
};

&usb0_vbus_otg {
	status = "disabled";
};

&usb2_phy0 {
	status = "disabled";
};

&usb2_phy1 {
	status = "disabled";
};

&vccq_sdhi1 {
	status = "disabled";
};