Unverified Commit c39d5375 authored by Miquel Sabaté Solà's avatar Miquel Sabaté Solà Committed by Palmer Dabbelt
Browse files

riscv: Improve Kconfig help for RISCV_ISA_V_PREEMPTIVE



Fix a couple of spelling issues plus some minor details on the grammar.

Signed-off-by: default avatarMiquel Sabaté Solà <mikisabate@gmail.com>
Link: https://lore.kernel.org/r/20250501130309.14803-1-mikisabate@gmail.com


Reviewed-by: default avatarAlexandre Ghiti <alexghiti@rivosinc.com>
Signed-off-by: default avatarAlexandre Ghiti <alexghiti@rivosinc.com>
Signed-off-by: default avatarPalmer Dabbelt <palmer@dabbelt.com>
parent 9811c864
Loading
Loading
Loading
Loading
+4 −4
Original line number Diff line number Diff line
@@ -669,12 +669,12 @@ config RISCV_ISA_V_PREEMPTIVE
	default y
	help
	  Usually, in-kernel SIMD routines are run with preemption disabled.
	  Functions which envoke long running SIMD thus must yield core's
	  Functions which invoke long running SIMD thus must yield the core's
	  vector unit to prevent blocking other tasks for too long.

	  This config allows kernel to run SIMD without explicitly disable
	  preemption. Enabling this config will result in higher memory
	  consumption due to the allocation of per-task's kernel Vector context.
	  This config allows the kernel to run SIMD without explicitly disabling
	  preemption. Enabling this config will result in higher memory consumption
	  due to the allocation of per-task's kernel Vector context.

config RISCV_ISA_ZAWRS
	bool "Zawrs extension support for more efficient busy waiting"