Commit f4c53582 authored by Yang Xiwen's avatar Yang Xiwen Committed by Wim Van Sebroeck
Browse files

dt-bindings: watchdog: arm,sp805: document the reset signal



The reset signal needs to be deasserted before operation of sp805
module. Document in the binding.

Reviewed-by: default avatarKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: default avatarYang Xiwen <forbidden405@outlook.com>
Reviewed-by: default avatarGuenter Roeck <linux@roeck-us.net>
Link: https://lore.kernel.org/r/20240221-hisi-wdt-v3-2-9642613dc2e6@outlook.com


Signed-off-by: default avatarGuenter Roeck <linux@roeck-us.net>
Signed-off-by: default avatarWim Van Sebroeck <wim@linux-watchdog.org>
parent 575f100c
Loading
Loading
Loading
Loading
+5 −0
Original line number Diff line number Diff line
@@ -50,6 +50,10 @@ properties:
      - const: wdog_clk
      - const: apb_pclk

  resets:
    maxItems: 1
    description: WDOGRESn input reset signal for sp805 module.

required:
  - compatible
  - reg
@@ -67,4 +71,5 @@ examples:
        interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>;
        clocks = <&wdt_clk>, <&apb_pclk>;
        clock-names = "wdog_clk", "apb_pclk";
        resets = <&wdt_rst>;
    };