Commit f8470be8 authored by Rob Herring (Arm)'s avatar Rob Herring (Arm) Committed by Daniel Lezcano
Browse files

dt-bindings: timer: Convert jcore,pit to DT schema 



Convert the J-Core PIT Timer binding to DT schema format. It's a
straight-forward conversion.

Since the 'reg' entries are based on number of cores, we can't put
constraints on it.

Signed-off-by: default avatarRob Herring (Arm) <robh@kernel.org>
Link: https://lore.kernel.org/r/20250506022253.2587999-1-robh@kernel.org


Signed-off-by: default avatarDaniel Lezcano <daniel.lezcano@linaro.org>
parent e7ddb13f

Documentation/devicetree/bindings/timer/jcore,pit.txt

deleted100644 → 0
+0 −24
Original line number Diff line number Diff line 
J-Core Programmable Interval Timer and Clocksource



Required properties:



- compatible: Must be "jcore,pit".



- reg: Memory region(s) for timer/clocksource registers. For SMP,

  there should be one region per cpu, indexed by the sequential,

  zero-based hardware cpu number.



- interrupts: An interrupt to assign for the timer. The actual pit

  core is integrated with the aic and allows the timer interrupt

  assignment to be programmed by software, but this property is

  required in order to reserve an interrupt number that doesn't

  conflict with other devices.





Example:



timer@200 {

	compatible = "jcore,pit";

	reg = < 0x200 0x30 0x500 0x30 >;

	interrupts = < 0x48 >;

};

Documentation/devicetree/bindings/timer/jcore,pit.yaml

0 → 100644
+43 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)

%YAML 1.2

---

$id: http://devicetree.org/schemas/jcore,pit.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: J-Core Programmable Interval Timer and Clocksource



maintainers:

  - Rich Felker <dalias@libc.org>



properties:

  compatible:

    const: jcore,pit



  reg:

    description:

      Memory region(s) for timer/clocksource registers. For SMP, there should be

      one region per cpu, indexed by the sequential, zero-based hardware cpu

      number.



  interrupts:

    description:

      An interrupt to assign for the timer. The actual pit core is integrated

      with the aic and allows the timer interrupt assignment to be programmed by

      software, but this property is required in order to reserve an interrupt

      number that doesn't conflict with other devices.

    maxItems: 1



required:

  - compatible

  - reg

  - interrupts



additionalProperties: false



examples:

  - |

    timer@200 {

        compatible = "jcore,pit";

        reg = <0x200 0x30 0x500 0x30>;

        interrupts = <0x48>;

    };