Commit fbe8285d authored by Tony Lindgren's avatar Tony Lindgren
Browse files

ARM: dts: Move omap4 mmio-sram out of l3 interconnect



We need mmio-sram early for omap4_sram_init() for IO barrier init, and
will be moving l3 interconnect to probe with simple-pm-bus that probes
at module_init() time. So let's move mmio-sram out of l3 to prepare for
that.

Otherwise we will get the following after probing the interconnects with
simple-pm-bus:

omap4_sram_init:Unable to get sram pool needed to handle errata I688

Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent e55cc3f0
Loading
Loading
Loading
Loading
+9 −5
Original line number Diff line number Diff line
@@ -58,6 +58,15 @@ cpu@1 {
		};
	};

	/*
	 * Needed early by omap4_sram_init() for barrier, do not move to l3
	 * interconnect as simple-pm-bus probes at module_init() time.
	 */
	ocmcram: sram@40304000 {
		compatible = "mmio-sram";
		reg = <0x40304000 0xa000>; /* 40k */
	};

	gic: interrupt-controller@48241000 {
		compatible = "arm,cortex-a9-gic";
		interrupt-controller;
@@ -136,11 +145,6 @@ mpu {
		l4_abe: interconnect@40100000 {
		};

		ocmcram: sram@40304000 {
			compatible = "mmio-sram";
			reg = <0x40304000 0xa000>; /* 40k */
		};

		target-module@50000000 {
			compatible = "ti,sysc-omap2", "ti,sysc";
			reg = <0x50000000 4>,