Ramana Radhakrishnan 23fa65d6f3 re PR target/66200 (GCC for ARM / AArch64 doesn't define TARGET_RELAXED_ORDERING) ... Fix PR target/66200 This applies the same fix for PR target/66200 for AArch64 on the GCC 5 branch as on the 4.9 branch. On trunk we've fixed this differently by optimizing the access to the guard variable using a load acquire style instruction. 2015-06-24 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> PR target/66200 * g++.dg/abi/aarch64_guard1.C: Adjust. 2015-06-24 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> PR target/66200 * configure.host (host_cpu): Add aarch64 case. * config/cpu/aarch64/atomic_word.h: New file. From-SVN: r224890		2015-06-24 09:59:28 +00:00
..
abi	backport: re PR libstdc++/66030 ([5.1.0] std::codecvt_byname missing from libstdc++ DLL)	2015-06-15 13:31:15 +01:00
allocator	Update copyright years.	2015-01-05 13:33:28 +01:00
cpu	re PR target/66200 (GCC for ARM / AArch64 doesn't define TARGET_RELAXED_ORDERING)	2015-06-24 09:59:28 +00:00
io	Update copyright years.	2015-01-05 13:33:28 +01:00
locale	re PR c++/65046 (-Wabi-tag doesn't warn about variables or function return types)	2015-03-19 15:31:48 -04:00
os	Update copyright years.	2015-01-05 13:33:28 +01:00