mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/herbert/cryptodev-2.6.git
synced 2026-04-22 05:20:41 -04:00
77fa16c8f8
Wa_15015404425 only needs to be applied on PTL platforms with an A step compute die. There is no way to map PCI revid to the compute die stepping. The easiest way to figure out compute die stepping our end is to map the media IP's stepping to the compute die. For PTL, compute die has an A stepping if and only if the media IP's stepping is also A-step (This relationship is determined on a per platform basis and just happens to be this way on PTL). In addition this workaround is a chicken-and-egg problem. Wa_15015404425 requires that all register reads be preceded by four dummy MMIO writes (including during early driver init and even pre-OS firmware). The driver needs to perform some MMIO reads during init which include the GMD_ID register that contains the Media IPs stepping. To handle this in the safest manner assume the workaround applies to all of PTL during driver probe and deactivate the workaround after. The overall solution becomes a set of two workarounds: * 15015404425 - a Device OOB workaround that's always active for PTL * 15015404425_disable - a GT OOB workaround that applies to PTL platfroms with a B0 or later stepping The first of these workarounds issues dummy MMIO writes we do when reading registers. The second guards logic that disables the first once we have the necessary information later in the probe process. v2: rename SoC to device, avoid null pointer dereference, update commit message. v3: rebase v5: move disable check into xe_device_probe to avoid linking in xe_wa into xe_pci, reword commit message v6: squash extension and b0 support into 1 patch Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com> Signed-off-by: Matt Atwood <matthew.s.atwood@intel.com> Link: https://lore.kernel.org/r/20250709221605.172516-7-matthew.s.atwood@intel.com Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
75 lines
2.6 KiB
Plaintext
75 lines
2.6 KiB
Plaintext
1607983814 GRAPHICS_VERSION_RANGE(1200, 1210)
|
|
22012773006 GRAPHICS_VERSION_RANGE(1200, 1250)
|
|
14014475959 GRAPHICS_VERSION_RANGE(1270, 1271), GRAPHICS_STEP(A0, B0)
|
|
PLATFORM(DG2)
|
|
22011391025 PLATFORM(DG2)
|
|
22012727170 SUBPLATFORM(DG2, G11)
|
|
22012727685 SUBPLATFORM(DG2, G11)
|
|
22016596838 PLATFORM(PVC)
|
|
18020744125 PLATFORM(PVC)
|
|
1509372804 PLATFORM(PVC), GRAPHICS_STEP(A0, C0)
|
|
1409600907 GRAPHICS_VERSION_RANGE(1200, 1250)
|
|
14016763929 SUBPLATFORM(DG2, G10)
|
|
SUBPLATFORM(DG2, G12)
|
|
16017236439 PLATFORM(PVC)
|
|
22010954014 PLATFORM(DG2)
|
|
14019821291 MEDIA_VERSION_RANGE(1300, 2000)
|
|
14015076503 MEDIA_VERSION(1300)
|
|
16020292621 GRAPHICS_VERSION(2004), GRAPHICS_STEP(A0, B0)
|
|
14018913170 GRAPHICS_VERSION(2004), GRAPHICS_STEP(A0, B0)
|
|
MEDIA_VERSION(2000), GRAPHICS_STEP(A0, A1)
|
|
GRAPHICS_VERSION_RANGE(1270, 1274)
|
|
MEDIA_VERSION(1300)
|
|
PLATFORM(DG2)
|
|
14018094691 GRAPHICS_VERSION_RANGE(2001, 2002)
|
|
GRAPHICS_VERSION(2004)
|
|
14019882105 GRAPHICS_VERSION(2004), GRAPHICS_STEP(A0, B0)
|
|
18024947630 GRAPHICS_VERSION(2001)
|
|
GRAPHICS_VERSION(2004)
|
|
MEDIA_VERSION(2000)
|
|
16022287689 GRAPHICS_VERSION(2001)
|
|
GRAPHICS_VERSION(2004)
|
|
13011645652 GRAPHICS_VERSION(2004)
|
|
GRAPHICS_VERSION(3001)
|
|
14022293748 GRAPHICS_VERSION_RANGE(2001, 2002)
|
|
GRAPHICS_VERSION(2004)
|
|
GRAPHICS_VERSION_RANGE(3000, 3001)
|
|
GRAPHICS_VERSION(3003)
|
|
22019794406 GRAPHICS_VERSION_RANGE(2001, 2002)
|
|
GRAPHICS_VERSION(2004)
|
|
GRAPHICS_VERSION_RANGE(3000, 3001)
|
|
GRAPHICS_VERSION(3003)
|
|
22019338487 MEDIA_VERSION(2000)
|
|
GRAPHICS_VERSION(2001), FUNC(xe_rtp_match_not_sriov_vf)
|
|
MEDIA_VERSION(3000), MEDIA_STEP(A0, B0), FUNC(xe_rtp_match_not_sriov_vf)
|
|
22019338487_display PLATFORM(LUNARLAKE)
|
|
16023588340 GRAPHICS_VERSION(2001), FUNC(xe_rtp_match_not_sriov_vf)
|
|
14019789679 GRAPHICS_VERSION(1255)
|
|
GRAPHICS_VERSION_RANGE(1270, 2004)
|
|
no_media_l3 MEDIA_VERSION(3000)
|
|
14022866841 GRAPHICS_VERSION(3000), GRAPHICS_STEP(A0, B0)
|
|
MEDIA_VERSION(3000), MEDIA_STEP(A0, B0)
|
|
16021333562 GRAPHICS_VERSION_RANGE(1200, 1274)
|
|
MEDIA_VERSION(1300)
|
|
14016712196 GRAPHICS_VERSION(1255)
|
|
GRAPHICS_VERSION_RANGE(1270, 1274)
|
|
14015568240 GRAPHICS_VERSION_RANGE(1255, 1260)
|
|
18013179988 GRAPHICS_VERSION(1255)
|
|
GRAPHICS_VERSION_RANGE(1270, 1274)
|
|
1508761755 GRAPHICS_VERSION(1255)
|
|
GRAPHICS_VERSION(1260), GRAPHICS_STEP(A0, B0)
|
|
16023105232 GRAPHICS_VERSION_RANGE(2001, 3001)
|
|
MEDIA_VERSION_RANGE(1301, 3000)
|
|
MEDIA_VERSION(3002)
|
|
GRAPHICS_VERSION(3003)
|
|
16026508708 GRAPHICS_VERSION_RANGE(1200, 3001)
|
|
MEDIA_VERSION_RANGE(1300, 3000)
|
|
MEDIA_VERSION(3002)
|
|
GRAPHICS_VERSION(3003)
|
|
|
|
# SoC workaround - currently applies to all platforms with the following
|
|
# primary GT GMDID
|
|
14022085890 GRAPHICS_VERSION(2001)
|
|
|
|
15015404425_disable PLATFORM(PANTHERLAKE), MEDIA_STEP(B0, FOREVER)
|