Commit 59cf7546 authored by Ivaylo Ivanov's avatar Ivaylo Ivanov Committed by Vinod Koul
Browse files

dt-bindings: phy: add exynos2200 eusb2 phy support



Document the exynos2200 eUSB2 compatible. Unlike the currently documented
Qualcomm SoCs, the driver doesn't make use of reset lines for reset
control and uses more clocks.

Signed-off-by: default avatarIvaylo Ivanov <ivo.ivanov.ivanov1@gmail.com>
Reviewed-by: default avatarKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Link: https://lore.kernel.org/r/20250504144527.1723980-2-ivo.ivanov.ivanov1@gmail.com


Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
parent 1d6fc048
Loading
Loading
Loading
Loading
+80 −0
Original line number Diff line number Diff line
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/samsung,exynos2200-eusb2-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Samsung Exynos2200 eUSB2 phy controller

maintainers:
  - Ivaylo Ivanov <ivo.ivanov.ivanov1@gmail.com>

description:
  Samsung Exynos2200 eUSB2 phy, based on Synopsys eUSB2 IP block, supports
  LS/FS/HS usb connectivity.

properties:
  compatible:
    enum:
      - samsung,exynos2200-eusb2-phy

  reg:
    maxItems: 1

  "#phy-cells":
    const: 0

  clocks:
    items:
      - description: Reference clock
      - description: Bus (APB) clock
      - description: Control clock

  clock-names:
    items:
      - const: ref
      - const: bus
      - const: ctrl

  resets:
    maxItems: 1

  phys:
    maxItems: 1
    description:
      Phandle to eUSB2 to USB 2.0 repeater

  vdd-supply:
    description:
      Phandle to 0.88V regulator supply to PHY digital circuit.

  vdda12-supply:
    description:
      Phandle to 1.2V regulator supply to PHY refclk pll block.

required:
  - compatible
  - reg
  - "#phy-cells"
  - clocks
  - clock-names
  - vdd-supply
  - vdda12-supply

additionalProperties: false

examples:
  - |
    usb_hsphy: phy@10ab0000 {
        compatible = "samsung,exynos2200-eusb2-phy";
        reg = <0x10ab0000 0x10000>;
        #phy-cells = <0>;

        clocks = <&cmu_hsi0 7>,
                 <&cmu_hsi0 5>,
                 <&cmu_hsi0 8>;
        clock-names = "ref", "bus", "ctrl";

        vdd-supply = <&vreg_0p88>;
        vdda12-supply = <&vreg_1p2>;
    };