Commit 66e99fd5 authored by James Clark's avatar James Clark Committed by Namhyung Kim
Browse files

perf vendor events arm64: Add V3 events/metrics 

Using the scripts at:
https://gitlab.arm.com/telemetry-solution/telemetry-solution/



Generate perf json for neoverse-v3 using the following command:
```
$ telemetry-solution/tools/perf_json_generator/generate.py \
  tools/perf/ --telemetry-files \
  telemetry-solution/data/pmu/cpu/neoverse/neoverse-v3.json
```

Signed-off-by: default avatarIan Rogers <irogers@google.com>
[Re-generate after updating script]
Signed-off-by: default avatarJames Clark <james.clark@linaro.org>
Link: https://lore.kernel.org/r/20250122163504.2061472-3-james.clark@linaro.org


Signed-off-by: default avatarNamhyung Kim <namhyung@kernel.org>
parent 994256a7

tools/perf/pmu-events/arch/arm64/arm/neoverse-v3/brbe.json

0 → 100644
+6 −0
Original line number Diff line number Diff line 
[

    {

        "ArchStdEvent": "BRB_FILTRATE",

        "PublicDescription": "Counts branch records captured which are not removed by filtering."

    }

]

tools/perf/pmu-events/arch/arm64/arm/neoverse-v3/bus.json

0 → 100644
+18 −0
Original line number Diff line number Diff line 
[

    {

        "ArchStdEvent": "BUS_ACCESS",

        "PublicDescription": "Counts memory transactions issued by the CPU to the external bus, including snoop requests and snoop responses. Each beat of data is counted individually."

    },

    {

        "ArchStdEvent": "BUS_CYCLES",

        "PublicDescription": "Counts bus cycles in the CPU. Bus cycles represent a clock cycle in which a transaction could be sent or received on the interface from the CPU to the external bus. Since that interface is driven at the same clock speed as the CPU, this event is a duplicate of CPU_CYCLES."

    },

    {

        "ArchStdEvent": "BUS_ACCESS_RD",

        "PublicDescription": "Counts memory read transactions seen on the external bus. Each beat of data is counted individually."

    },

    {

        "ArchStdEvent": "BUS_ACCESS_WR",

        "PublicDescription": "Counts memory write transactions seen on the external bus. Each beat of data is counted individually."

    }

]

tools/perf/pmu-events/arch/arm64/arm/neoverse-v3/exception.json

0 → 100644
+62 −0
Original line number Diff line number Diff line 
[

    {

        "ArchStdEvent": "EXC_TAKEN",

        "PublicDescription": "Counts any taken architecturally visible exceptions such as IRQ, FIQ, SError, and other synchronous exceptions. Exceptions are counted whether or not they are taken locally."

    },

    {

        "ArchStdEvent": "EXC_RETURN",

        "PublicDescription": "Counts any architecturally executed exception return instructions. For example: AArch64: ERET"

    },

    {

        "ArchStdEvent": "EXC_UNDEF",

        "PublicDescription": "Counts the number of synchronous exceptions which are taken locally that are due to attempting to execute an instruction that is UNDEFINED. Attempting to execute instruction bit patterns that have not been allocated. Attempting to execute instructions when they are disabled. Attempting to execute instructions at an inappropriate Exception level. Attempting to execute an instruction when the value of PSTATE.IL is 1."

    },

    {

        "ArchStdEvent": "EXC_SVC",

        "PublicDescription": "Counts SVC exceptions taken locally."

    },

    {

        "ArchStdEvent": "EXC_PABORT",

        "PublicDescription": "Counts synchronous exceptions that are taken locally and caused by Instruction Aborts."

    },

    {

        "ArchStdEvent": "EXC_DABORT",

        "PublicDescription": "Counts exceptions that are taken locally and are caused by data aborts or SErrors. Conditions that could cause those exceptions are attempting to read or write memory where the MMU generates a fault, attempting to read or write memory with a misaligned address, interrupts from the nSEI inputs and internally generated SErrors."

    },

    {

        "ArchStdEvent": "EXC_IRQ",

        "PublicDescription": "Counts IRQ exceptions including the virtual IRQs that are taken locally."

    },

    {

        "ArchStdEvent": "EXC_FIQ",

        "PublicDescription": "Counts FIQ exceptions including the virtual FIQs that are taken locally."

    },

    {

        "ArchStdEvent": "EXC_SMC",

        "PublicDescription": "Counts SMC exceptions take to EL3."

    },

    {

        "ArchStdEvent": "EXC_HVC",

        "PublicDescription": "Counts HVC exceptions taken to EL2."

    },

    {

        "ArchStdEvent": "EXC_TRAP_PABORT",

        "PublicDescription": "Counts exceptions which are traps not taken locally and are caused by Instruction Aborts. For example, attempting to execute an instruction with a misaligned PC."

    },

    {

        "ArchStdEvent": "EXC_TRAP_DABORT",

        "PublicDescription": "Counts exceptions which are traps not taken locally and are caused by Data Aborts or SError interrupts. Conditions that could cause those exceptions are:\n\n1. Attempting to read or write memory where the MMU generates a fault,\n2. Attempting to read or write memory with a misaligned address,\n3. Interrupts from the SEI input.\n4. internally generated SErrors."

    },

    {

        "ArchStdEvent": "EXC_TRAP_OTHER",

        "PublicDescription": "Counts the number of synchronous trap exceptions which are not taken locally and are not SVC, SMC, HVC, data aborts, Instruction Aborts, or interrupts."

    },

    {

        "ArchStdEvent": "EXC_TRAP_IRQ",

        "PublicDescription": "Counts IRQ exceptions including the virtual IRQs that are not taken locally."

    },

    {

        "ArchStdEvent": "EXC_TRAP_FIQ",

        "PublicDescription": "Counts FIQs which are not taken locally but taken from EL0, EL1,\n or EL2 to EL3 (which would be the normal behavior for FIQs when not executing\n in EL3)."

    }

]

tools/perf/pmu-events/arch/arm64/arm/neoverse-v3/fp_operation.json

0 → 100644
+22 −0
Original line number Diff line number Diff line 
[

    {

        "ArchStdEvent": "FP_HP_SPEC",

        "PublicDescription": "Counts speculatively executed half precision floating point operations."

    },

    {

        "ArchStdEvent": "FP_SP_SPEC",

        "PublicDescription": "Counts speculatively executed single precision floating point operations."

    },

    {

        "ArchStdEvent": "FP_DP_SPEC",

        "PublicDescription": "Counts speculatively executed double precision floating point operations."

    },

    {

        "ArchStdEvent": "FP_SCALE_OPS_SPEC",

        "PublicDescription": "Counts speculatively executed scalable single precision floating point operations."

    },

    {

        "ArchStdEvent": "FP_FIXED_OPS_SPEC",

        "PublicDescription": "Counts speculatively executed non-scalable single precision floating point operations."

    }

]

tools/perf/pmu-events/arch/arm64/arm/neoverse-v3/general.json

0 → 100644
+40 −0
Original line number Diff line number Diff line 
[

    {

        "ArchStdEvent": "CPU_CYCLES",

        "PublicDescription": "Counts CPU clock cycles (not timer cycles). The clock measured by this event is defined as the physical clock driving the CPU logic."

    },

    {

        "PublicDescription": "Count of RXDAT or RXRSP responses received with indication completer fullness indicator set to 0",

        "EventCode": "0x198",

        "EventName": "L2_CHI_CBUSY0",

        "BriefDescription": "Number of RXDAT or RXRSP response received with CBusy of 0"

    },

    {

        "PublicDescription": "Count of RXDAT or RXRSP responses received with indication completer fullness indicator set to 1",

        "EventCode": "0x199",

        "EventName": "L2_CHI_CBUSY1",

        "BriefDescription": "Number of RXDAT or RXRSP response received with CBusy of 1"

    },

    {

        "PublicDescription": "Count of RXDAT or RXRSP responses received with indication completer fullness indicator set to 2",

        "EventCode": "0x19A",

        "EventName": "L2_CHI_CBUSY2",

        "BriefDescription": "Number of RXDAT or RXRSP response received with CBusy of 2"

    },

    {

        "PublicDescription": "Count of RXDAT or RXRSP responses received with indication completer fullness indicator set to 3",

        "EventCode": "0x19B",

        "EventName": "L2_CHI_CBUSY3",

        "BriefDescription": "Number of RXDAT or RXRSP response received with CBusy of 3"

    },

    {

        "PublicDescription": "Count of RXDAT or RXRSP responses received with indication completer indicating multiple cores actively making requests",

        "EventCode": "0x19C",

        "EventName": "L2_CHI_CBUSY_MT",

        "BriefDescription": "Number of RXDAT or RXRSP response received with CBusy Multi-threaded set"

    },

    {

        "ArchStdEvent": "CNT_CYCLES",

        "PublicDescription": "Increments at a constant frequency equal to the rate of increment of the System Counter, CNTPCT_EL0."

    }

]