Commit 94b0f301 authored by Rafał Miłecki's avatar Rafał Miłecki Committed by Stephen Boyd
Browse files

dt-bindings: arm: mediatek: move ethsys controller & convert to DT schema 



DT schema helps validating DTS files. Binding was moved to clock/ as
this hardware is a clock provider. Example required a small fix for
"reg" value (1 address cell + 1 size cell).

Signed-off-by: default avatarRafał Miłecki <rafal@milecki.pl>
Reviewed-by: default avatarRob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20231119212416.2682-1-zajec5@gmail.com


Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent 39118392

Documentation/devicetree/bindings/arm/mediatek/mediatek,ethsys.txt

deleted100644 → 0
+0 −29
Original line number Diff line number Diff line 
Mediatek ethsys controller

============================



The Mediatek ethsys controller provides various clocks to the system.



Required Properties:



- compatible: Should be:

	- "mediatek,mt2701-ethsys", "syscon"

	- "mediatek,mt7622-ethsys", "syscon"

	- "mediatek,mt7623-ethsys", "mediatek,mt2701-ethsys", "syscon"

	- "mediatek,mt7629-ethsys", "syscon"

	- "mediatek,mt7981-ethsys", "syscon"

	- "mediatek,mt7986-ethsys", "syscon"

- #clock-cells: Must be 1

- #reset-cells: Must be 1



The ethsys controller uses the common clk binding from

Documentation/devicetree/bindings/clock/clock-bindings.txt

The available clocks are defined in dt-bindings/clock/mt*-clk.h.



Example:



ethsys: clock-controller@1b000000 {

	compatible = "mediatek,mt2701-ethsys", "syscon";

	reg = <0 0x1b000000 0 0x1000>;

	#clock-cells = <1>;

	#reset-cells = <1>;

};

Documentation/devicetree/bindings/clock/mediatek,ethsys.yaml

0 → 100644
+54 −0
Original line number Diff line number Diff line 
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause

%YAML 1.2

---

$id: http://devicetree.org/schemas/clock/mediatek,ethsys.yaml#

$schema: http://devicetree.org/meta-schemas/core.yaml#



title: Mediatek ethsys controller



description:

  The available clocks are defined in dt-bindings/clock/mt*-clk.h.



maintainers:

  - James Liao <jamesjj.liao@mediatek.com>



properties:

  compatible:

    oneOf:

      - items:

          - enum:

              - mediatek,mt2701-ethsys

              - mediatek,mt7622-ethsys

              - mediatek,mt7629-ethsys

              - mediatek,mt7981-ethsys

              - mediatek,mt7986-ethsys

          - const: syscon

      - items:

          - const: mediatek,mt7623-ethsys

          - const: mediatek,mt2701-ethsys

          - const: syscon



  reg:

    maxItems: 1



  "#clock-cells":

    const: 1



  "#reset-cells":

    const: 1



required:

  - reg

  - "#clock-cells"

  - "#reset-cells"



additionalProperties: false



examples:

  - |

    clock-controller@1b000000 {

        compatible = "mediatek,mt2701-ethsys", "syscon";

        reg = <0x1b000000 0x1000>;

        #clock-cells = <1>;

        #reset-cells = <1>;

    };