Commit b6292081 authored by Ian Rogers's avatar Ian Rogers Committed by Namhyung Kim
Browse files

perf vendor events intel: Update westmereex events to v4 



Update westmereex events from v3 to v4 fixing a spelling issue.

Signed-off-by: default avatarIan Rogers <irogers@google.com>
Reviewed-by: default avatarKan Liang <kan.liang@linux.intel.com>
Cc: Alexandre Torgue <alexandre.torgue@foss.st.com>
Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com>
Cc: Edward Baker <edward.baker@intel.com>
Cc: Zhengjun Xing <zhengjun.xing@linux.intel.com>
Link: https://lore.kernel.org/r/20231026003149.3287633-7-irogers@google.com


Signed-off-by: default avatarNamhyung Kim <namhyung@kernel.org>
parent 24773076

tools/perf/pmu-events/arch/x86/mapfile.csv

+1 −1
Original line number Diff line number Diff line
@@ -35,7 +35,7 @@ GenuineIntel-6-86,v1.21,snowridgex,core 
GenuineIntel-6-8[CD],v1.13,tigerlake,core

GenuineIntel-6-2C,v5,westmereep-dp,core

GenuineIntel-6-25,v4,westmereep-sp,core

GenuineIntel-6-2F,v3,westmereex,core

GenuineIntel-6-2F,v4,westmereex,core

AuthenticAMD-23-([12][0-9A-F]|[0-9A-F]),v2,amdzen1,core

AuthenticAMD-23-[[:xdigit:]]+,v1,amdzen2,core

AuthenticAMD-25-([245][[:xdigit:]]|[[:xdigit:]]),v1,amdzen3,core

tools/perf/pmu-events/arch/x86/westmereex/pipeline.json

+1 −1
Original line number Diff line number Diff line
@@ -45,7 +45,7 @@ 
        "UMask": "0x1"

    },

    {

        "BriefDescription": "Early Branch Prediciton Unit clears",

        "BriefDescription": "Early Branch Prediction Unit clears",

        "EventCode": "0xE8",

        "EventName": "BPU_CLEARS.EARLY",

        "SampleAfterValue": "2000000",