+21
−1
Loading
Handle LVDS pixel clock. The LTDC operates with multiple clock domains for register access, requiring all clocks to be provided during read/write operations. This imposes a dependency between the LVDS and LTDC to access correctly all LTDC registers. And because both IPs' pixel rates must be synchronized, the LTDC has to handle the LVDS clock. Signed-off-by:Yannick Fertre <yannick.fertre@foss.st.com> Acked-by:
Yannick Fertre <yannick.fertre@foss.st.com> Acked-by:
Philippe Cornu <philippe.cornu@foss.st.com> Link: https://lore.kernel.org/r/20250822-drm-misc-next-v5-8-9c825e28f733@foss.st.com Signed-off-by:
Raphael Gallais-Pou <raphael.gallais-pou@foss.st.com>