Commit de18394f authored by Sandipan Das's avatar Sandipan Das Committed by Arnaldo Carvalho de Melo
Browse files

perf vendor events amd: Add Zen 6 uncore events 



Add uncore events taken from Section 1.6 "L3 Cache Performance Monitor
Counters" and Section 2.2 "UMC Performance Monitor Events" of the
Performance Monitor Counters for AMD Family 1Ah Model 50h-57h Processors
document available at the link below.

This constitutes events which capture L3 cache and UMC command activity.

Reviewed-by: default avatarIan Rogers <irogers@google.com>
Signed-off-by: default avatarSandipan Das <sandipan.das@amd.com>
Cc: Adrian Hunter <adrian.hunter@intel.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Ananth Narayan <ananth.narayan@amd.com>
Cc: Caleb Biggers <caleb.biggers@intel.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: James Clark <james.clark@linaro.org>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: Kan Liang <kan.liang@linux.intel.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Ravi Bangoria <ravi.bangoria@amd.com>
Cc: Stephane Eranian <eranian@google.com>
Link: https://bugzilla.kernel.org/attachment.cgi?id=309149


Signed-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent 2f42fb06

tools/perf/pmu-events/arch/x86/amdzen6/l3-cache.json

0 → 100644
+177 −0
Original line number Diff line number Diff line 
[

  {

    "EventName": "l3_lookup_state.l3_miss",

    "EventCode": "0x04",

    "BriefDescription": "L3 cache misses.",

    "UMask": "0x01",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_lookup_state.l3_hit",

    "EventCode": "0x04",

    "BriefDescription": "L3 cache hits.",

    "UMask": "0xfe",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_lookup_state.all_coherent_accesses_to_l3",

    "EventCode": "0x04",

    "BriefDescription": "L3 cache requests for all coherent accesses.",

    "UMask": "0xff",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency.dram_near",

    "EventCode": "0xac",

    "BriefDescription": "Average sampled latency for L3 requests where data is returned from DRAM in the same NUMA node.",

    "UMask": "0x01",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency.dram_far",

    "EventCode": "0xac",

    "BriefDescription": "Average sampled latency for L3 requests where data is returned from DRAM in a different NUMA node.",

    "UMask": "0x02",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency.near_cache",

    "EventCode": "0xac",

    "BriefDescription": "Average sampled latency for L3 requests where data is returned from cache of another CCX in the same NUMA node.",

    "UMask": "0x04",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency.far_cache",

    "EventCode": "0xac",

    "BriefDescription": "Average sampled latency for L3 requests where data is returned from cache of another CCX in a different NUMA node.",

    "UMask": "0x08",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency.ext_near",

    "EventCode": "0xac",

    "BriefDescription": "Average sampled latency for L3 requests where data is returned from extension memory (CXL) in the same NUMA node.",

    "UMask": "0x10",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency.ext_far",

    "EventCode": "0xac",

    "BriefDescription": "Average sampled latency for L3 requests where data is returned from extension memory (CXL) in a different NUMA node.",

    "UMask": "0x20",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency.all",

    "EventCode": "0xac",

    "BriefDescription": "Average sampled latency for L3 requests where data is returned from all types of sources.",

    "UMask": "0x3f",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency_requests.dram_near",

    "EventCode": "0xad",

    "BriefDescription": "Average sampled L3 requests where data is returned from DRAM in the same NUMA node.",

    "UMask": "0x01",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency_requests.dram_far",

    "EventCode": "0xad",

    "BriefDescription": "Average sampled L3 requests where data is returned from DRAM in a different NUMA node.",

    "UMask": "0x02",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency_requests.near_cache",

    "EventCode": "0xad",

    "BriefDescription": "Average sampled L3 requests where data is returned from cache of another CCX in the same NUMA node.",

    "UMask": "0x04",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency_requests.far_cache",

    "EventCode": "0xad",

    "BriefDescription": "Average sampled L3 requests where data is returned from cache of another CCX in a different NUMA node.",

    "UMask": "0x08",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency_requests.ext_near",

    "EventCode": "0xad",

    "BriefDescription": "Average sampled L3 requests where data is returned from extension memory (CXL) in the same NUMA node.",

    "UMask": "0x10",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency_requests.ext_far",

    "EventCode": "0xad",

    "BriefDescription": "Average sampled L3 requests where data is returned from extension memory (CXL) in a different NUMA node.",

    "UMask": "0x20",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  },

  {

    "EventName": "l3_xi_sampled_latency_requests.all",

    "EventCode": "0xad",

    "BriefDescription": "Average sampled L3 requests where data is returned from all types of sources.",

    "UMask": "0x3f",

    "EnAllCores": "0x1",

    "EnAllSlices": "0x1",

    "SliceId": "0x3",

    "ThreadMask": "0x3",

    "Unit": "L3PMC"

  }

]

tools/perf/pmu-events/arch/x86/amdzen6/memory-controller.json

0 → 100644
+101 −0
Original line number Diff line number Diff line 
[

  {

    "EventName": "umc_mem_clk",

    "PublicDescription": "Memory clock (MEMCLK) cycles.",

    "EventCode": "0x00",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_act_cmd.all",

    "PublicDescription": "ACTIVATE commands sent.",

    "EventCode": "0x05",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_act_cmd.rd",

    "PublicDescription": "ACTIVATE commands sent for reads.",

    "EventCode": "0x05",

    "RdWrMask": "0x1",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_act_cmd.wr",

    "PublicDescription": "ACTIVATE commands sent for writes.",

    "EventCode": "0x05",

    "RdWrMask": "0x2",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_pchg_cmd.all",

    "PublicDescription": "PRECHARGE commands sent.",

    "EventCode": "0x06",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_pchg_cmd.rd",

    "PublicDescription": "PRECHARGE commands sent for reads.",

    "EventCode": "0x06",

    "RdWrMask": "0x1",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_pchg_cmd.wr",

    "PublicDescription": "PRECHARGE commands sent for writes.",

    "EventCode": "0x06",

    "RdWrMask": "0x2",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_cas_cmd.all",

    "PublicDescription": "CAS commands sent.",

    "EventCode": "0x0a",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_cas_cmd.rd",

    "PublicDescription": "CAS commands sent for reads.",

    "EventCode": "0x0a",

    "RdWrMask": "0x1",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_cas_cmd.wr",

    "PublicDescription": "CAS commands sent for writes.",

    "EventCode": "0x0a",

    "RdWrMask": "0x2",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_data_slot_clks.all",

    "PublicDescription": "Clock cycles where the data bus is utilized.",

    "EventCode": "0x14",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_data_slot_clks.rd",

    "PublicDescription": "Clock cycles where the data bus is utilized for reads.",

    "EventCode": "0x14",

    "RdWrMask": "0x1",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  },

  {

    "EventName": "umc_data_slot_clks.wr",

    "PublicDescription": "Clock cycles where the data bus is utilized for writes.",

    "EventCode": "0x14",

    "RdWrMask": "0x2",

    "PerPkg": "1",

    "Unit": "UMCPMC"

  }

]