Commit ed6ae131 authored by Adam Ford's avatar Adam Ford Committed by Geert Uytterhoeven
Browse files

arm64: dts: renesas: r8a774b1: Introduce beacon-rzg2n-kit 



Beacon EmbeddedWorks is introducing a new kit based on the
RZ/G2N SoC from Renesas.

The SOM supports eMMC, WiFi and Bluetooth, along with a Cat-M1
cellular radio.

The Baseboard has Ethernet, USB, HDMI, stereo audio in and out,
along with a variety of push buttons and LED's, and support for
a parallel RGB and an LVDS display.  It uses the same baseboard
and SOM as the RZ/G2M.

This SOM has only 2GB of DDR, and beacon-renesom-som.dtsi contains
the base memory node, so an additional memory node isn't necessary.

Signed-off-by: default avatarAdam Ford <aford173@gmail.com>
Link: https://lore.kernel.org/r/20201224170502.2254683-7-aford173@gmail.com


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 33aaab6d

arch/arm64/boot/dts/renesas/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -8,6 +8,7 @@ dtb-$(CONFIG_ARCH_R8A774A1) += r8a774a1-hihope-rzg2m-rev2.dtb 
dtb-$(CONFIG_ARCH_R8A774A1) += r8a774a1-hihope-rzg2m-rev2-ex.dtb

dtb-$(CONFIG_ARCH_R8A774A1) += r8a774a1-hihope-rzg2m-rev2-ex-idk-1110wr.dtb



dtb-$(CONFIG_ARCH_R8A774B1) += r8a774b1-beacon-rzg2n-kit.dtb

dtb-$(CONFIG_ARCH_R8A774B1) += r8a774b1-hihope-rzg2n.dtb

dtb-$(CONFIG_ARCH_R8A774B1) += r8a774b1-hihope-rzg2n-ex.dtb

dtb-$(CONFIG_ARCH_R8A774B1) += r8a774b1-hihope-rzg2n-ex-idk-1110wr.dtb

arch/arm64/boot/dts/renesas/r8a774b1-beacon-rzg2n-kit.dts

0 → 100644
+66 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0

/*

 * Copyright 2020, Compass Electronics Group, LLC

 */



/dts-v1/;



#include "r8a774b1.dtsi"

#include "beacon-renesom-som.dtsi"

#include "beacon-renesom-baseboard.dtsi"



/ {

	model = "Beacon Embedded Works RZ/G2N Development Kit";

	compatible =	"beacon,beacon-rzg2n", "renesas,r8a774b1";



	aliases {

		serial0 = &scif2;

		serial1 = &hscif0;

		serial2 = &hscif1;

		serial3 = &scif0;

		serial4 = &hscif2;

		serial5 = &scif5;

		serial6 = &scif4;

		ethernet0 = &avb;

	};



	chosen {

		stdout-path = "serial0:115200n8";

	};

};



&du {

	pinctrl-0 = <&du_pins>;

	pinctrl-names = "default";

	status = "okay";



	clocks = <&cpg CPG_MOD 724>,

		<&cpg CPG_MOD 723>,

		<&cpg CPG_MOD 721>,

		<&versaclock5 1>,

		<&x302_clk>,

		<&versaclock5 2>;

	clock-names = "du.0", "du.1", "du.3",

		"dclkin.0", "dclkin.1", "dclkin.3";

};



/* Reference versaclock instead of audio_clk_a */

&rcar_sound {

	clocks = <&cpg CPG_MOD 1005>,

		 <&cpg CPG_MOD 1006>, <&cpg CPG_MOD 1007>,

		 <&cpg CPG_MOD 1008>, <&cpg CPG_MOD 1009>,

		 <&cpg CPG_MOD 1010>, <&cpg CPG_MOD 1011>,

		 <&cpg CPG_MOD 1012>, <&cpg CPG_MOD 1013>,

		 <&cpg CPG_MOD 1014>, <&cpg CPG_MOD 1015>,

		 <&cpg CPG_MOD 1022>, <&cpg CPG_MOD 1023>,

		 <&cpg CPG_MOD 1024>, <&cpg CPG_MOD 1025>,

		 <&cpg CPG_MOD 1026>, <&cpg CPG_MOD 1027>,

		 <&cpg CPG_MOD 1028>, <&cpg CPG_MOD 1029>,

		 <&cpg CPG_MOD 1030>, <&cpg CPG_MOD 1031>,

		 <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,

		 <&cpg CPG_MOD 1020>, <&cpg CPG_MOD 1021>,

		 <&cpg CPG_MOD 1019>, <&cpg CPG_MOD 1018>,

		 <&versaclock6_bb 4>, <&audio_clk_b>,

		 <&audio_clk_c>,

		 <&cpg CPG_CORE R8A774B1_CLK_S0D4>;

};