Unverified Commit af330925 authored by Mark Brown's avatar Mark Brown
Browse files

spi-cadence: support transmission with

Merge series from Jun Guo <jun.guo@cixtech.com>:

The Cadence SPI IP supports configurable FIFO data widths during
integration. On some SoCs, the FIFO data width is designed to be 16 or
32 bits at the chip design stage. However, the current driver only
supports communication with an 8-bit FIFO data width. Therefore, these
patches are added to enable the driver to support communication with
16-bit and 32-bit FIFO data widths.
parents 1d562ba0 4e00135b
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/ti,twl4030-gpio.yaml#
$id: http://devicetree.org/schemas/gpio/ti,twl4030-gpio.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: TI TWL4030 GPIO controller
+1 −0
Original line number Diff line number Diff line
@@ -21,6 +21,7 @@ properties:
          - enum:
              - xlnx,zynqmp-spi-r1p6
              - xlnx,versal-net-spi-r1p6
              - cix,sky1-spi-r1p6
          - const: cdns,spi-r1p6

  reg:
+4 −4
Original line number Diff line number Diff line
@@ -37,8 +37,8 @@ which corresponds to the following ASL (in the scope of \_SB)::
                    Name (_HID, ...)
                    Name (_CRS, ResourceTemplate () {
                        I2cSerialBus (0x50, ControllerInitiated, I2C_SPEED,
                                    AddressingMode7Bit, "\\_SB.SMB1.CH00", 0x00,
                                    ResourceConsumer,,)
                                    AddressingMode7Bit, "\\_SB.SMB1.MUX0.CH00",
                                    0x00, ResourceConsumer,,)
                    }
                }
            }
@@ -52,8 +52,8 @@ which corresponds to the following ASL (in the scope of \_SB)::
                    Name (_HID, ...)
                    Name (_CRS, ResourceTemplate () {
                        I2cSerialBus (0x50, ControllerInitiated, I2C_SPEED,
                                    AddressingMode7Bit, "\\_SB.SMB1.CH01", 0x00,
                                    ResourceConsumer,,)
                                    AddressingMode7Bit, "\\_SB.SMB1.MUX0.CH01",
                                    0x00, ResourceConsumer,,)
                    }
                }
            }
+5 −1
Original line number Diff line number Diff line
@@ -4818,6 +4818,7 @@ F: drivers/net/dsa/b53/*
F:	drivers/net/dsa/bcm_sf2*
F:	include/linux/dsa/brcm.h
F:	include/linux/platform_data/b53.h
F:	net/dsa/tag_brcm.c
BROADCOM BCM2711/BCM2835 ARM ARCHITECTURE
M:	Florian Fainelli <florian.fainelli@broadcom.com>
@@ -12521,6 +12522,7 @@ F: include/linux/avf/virtchnl.h
F:	include/linux/net/intel/*/
INTEL ETHERNET PROTOCOL DRIVER FOR RDMA
M:	Krzysztof Czurylo <krzysztof.czurylo@intel.com>
M:	Tatyana Nikolova <tatyana.e.nikolova@intel.com>
L:	linux-rdma@vger.kernel.org
S:	Supported
@@ -12861,7 +12863,8 @@ F: tools/testing/selftests/sgx/*
K:	\bSGX_
INTEL SKYLAKE INT3472 ACPI DEVICE DRIVER
M:	Daniel Scally <djrscally@gmail.com>
M:	Daniel Scally <dan.scally@ideasonboard.com>
M:	Sakari Ailus <sakari.ailus@linux.intel.com>
S:	Maintained
F:	drivers/platform/x86/intel/int3472/
F:	include/linux/platform_data/x86/int3472.h
@@ -20160,6 +20163,7 @@ R: Alexander Shishkin <alexander.shishkin@linux.intel.com>
R:	Jiri Olsa <jolsa@kernel.org>
R:	Ian Rogers <irogers@google.com>
R:	Adrian Hunter <adrian.hunter@intel.com>
R:	James Clark <james.clark@linaro.org>
L:	linux-perf-users@vger.kernel.org
L:	linux-kernel@vger.kernel.org
S:	Supported
+1 −1
Original line number Diff line number Diff line
@@ -2,7 +2,7 @@
VERSION = 6
PATCHLEVEL = 18
SUBLEVEL = 0
EXTRAVERSION = -rc4
EXTRAVERSION = -rc5
NAME = Baby Opossum Posse

# *DOCUMENTATION*
Loading