Commit e489f87b authored by Niklas Söderlund's avatar Niklas Söderlund Committed by Geert Uytterhoeven
Browse files

clk: renesas: r8a779h0: Add ISP core clocks 



Add the ISP core module clock for Renesas R-Car V4M.

Signed-off-by: default avatarNiklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20250114183005.2761213-4-niklas.soderlund+renesas@ragnatech.se


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent d871a940

drivers/clk/renesas/r8a779h0-cpg-mssr.c

+1 −0
Original line number Diff line number Diff line
@@ -171,6 +171,7 @@ static const struct cpg_core_clk r8a779h0_core_clks[] __initconst = { 
};



static const struct mssr_mod_clk r8a779h0_mod_clks[] __initconst = {

	DEF_MOD("isp0",		 16,	R8A779H0_CLK_S0D2_VIO),

	DEF_MOD("avb0:rgmii0",	211,	R8A779H0_CLK_S0D8_HSC),

	DEF_MOD("avb1:rgmii1",	212,	R8A779H0_CLK_S0D8_HSC),

	DEF_MOD("avb2:rgmii2",	213,	R8A779H0_CLK_S0D8_HSC),